

Article **Wafer Level Vacuum Packaging of MEMS-Based Uncooled Infrared Sensors**

Gulsah Demirhan Aydin 1,2,* [,](https://orcid.org/0000-0002-8299-5114) Orhan Sevket Akar ¹ and Tayfun Akin 3,4

- ¹ METU MEMS Centre, Middle East Technical University, Ankara 06530, Turkey
² Electrical and Electronics Engineering Department, Baskant University, Ankara
- ² Electrical and Electronics Engineering Department, Baskent University, Ankara 06790, Turkey
³ MikroSana Elektronik San va Tie A S. Ankara 06520, Turkey
- ³ MikroSens Elektronik San ve Tic A.S., Ankara 06530, Turkey
- ⁴ Electrical and Electronics Engineering Department, Middle East Technical University, Ankara 06800, Turkey
- ***** Correspondence: gulsahdaydin@baskent.edu.tr; Tel.: +90-312-246-66-66

Abstract: This paper introduces a cost-effective, high-performance approach to achieving wafer level vacuum packaging (WLVP) for MEMS-based uncooled infrared sensors. Reliable and hermetic packages for MEMS devices are achieved using a cap wafer that is formed using two silicon wafers, where one wafer has precise grating/moth-eye structures on both sides of a double-sided polished wafer for improved transmission of over 80% in the long-wave infrared (LWIR) wavelength region without the need for an AR coating, while the other wafer is used to form a cavity. The two wafers are bonded using Au-In transient liquid phase (TLP) bonding at low temperature to form the cap wafer, which is then bondelectrical and Electronics d to the sensor wafer using glass frit bonding at high temperature to activate the getter inside the cavity region. The bond quality is assessed using three methods, including He-leak tests, cap deflection, and Pirani vacuum gauges. Hermeticity is confirmed through He-leak tests according to MIL-STD 883, yielding values as low as 0.1×10^{-9} atm·cc/s. The average shear strength is measured as 23.38 MPa. The package pressure varies from 133–533 Pa without the getter usage to as low as 0.13 Pa with the getter usage.

Keywords: wafer level vacuum packaging (WLVP); infrared detector packaging; hermetic encapsulation; TLP bonding; glass frit bonding; grating structures

1. Introduction

The evolution of the Micro-Electro-Mechanical Systems (MEMS) technology has rapidly advanced since the 1990s, impacting various aspects of our daily lives, especially in response to the escalating demand for intelligent systems in various applications, from automotive and smartphones to IoT devices, robotics, drones, night vision equipment, smart cities, and autonomous vehicles. A critical step on the road to the commercialization of MEMS devices is their packaging in terms of reliability and cost. While MEMS packaging is application specific, the MEMS industry is actively seeking universal and more economical approaches for packaging sensor devices while overcoming the sensorspecific challenges. Although certain MEMS sensors necessitate direct physical contact with the external environment (like in gas flow sensors and pressure sensors), the majority of MEMS sensors must be effectively isolated from the surrounding atmosphere and be in a vacuum environment to ensure proper functionality, like in inertial sensors and infrared detectors [\[1](#page-13-0)[–5\]](#page-13-1).

The traditional method of vacuum packaging MEMS devices involves dicing and singulating individual sensor chips from a processed sensor wafer and then encapsulating each of them in individual packages in vacuum; however, this is not only a very costly method but also results in large package sizes. An alternative to this approach is to enclose each MEMS device or component in a sealed vacuum environment in a batch fashion using wafer level vacuum packaging (WLVP), where each MEMS device in the sensor wafer is individually sealed using a bonding process with a cavity-formed cap wafer, after which

Citation: Demirhan Aydin, G.; Akar, O.S.; Akin, T. Wafer Level Vacuum Packaging of MEMS-Based Uncooled Infrared Sensors. *Micromachines* **2024**, *15*, 935. [https://doi.org/10.3390/](https://doi.org/10.3390/mi15080935) [mi15080935](https://doi.org/10.3390/mi15080935)

Academic Editor: Donghwi Lee

Received: 30 May 2024 Revised: 7 July 2024 Accepted: 11 July 2024 Published: 23 July 2024

Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/) $4.0/$).

the vacuum-sealed sensors are singulated using dicing. The advantages of WLVP can be listed as cost-effectiveness, size reduction, improved performance, enhanced reliability, and easy integration with other technologies.

The WLVP can be achieved through various methods, such as anodic bonding, fusion bonding, glass frit bonding, or eutectic bonding, and there are already well-established studies in the literature. Table [1](#page-1-0) provides an overview of these studies categorized according to the bonding process, which is distinguished by factors such as process temperature, tolerance for surface irregularities, and the vacuum level. The thin-film packaging method can be used for post-CMOS processed sensors in a CMOS wafer but has limitations in achieving a high vacuum level, as it is difficult to place and activate a getter in a small volume of cavity. The anodic bonding approach is very useful for the fabrication of MEMS structures and can provide hermetic sealing, but its use in the WLVP of post-CMOS processed sensors is not convenient due to the need for a planar surface on top of feedthroughs, for a silicon layer on top of the sealing region, and for precautions to prevent possible damage during the high-voltage applied bonding step. Metal thermocompression, solder, TLP, and eutectic bonding have significant advantages, like having lower bonding temperature and good hermeticity; however, for these methods, sealing over electrically conductive feedthroughs introduces complexity in post-CMOS processed sensors for ensuring electrical isolation between the feedthroughs and the sealing rings. Additionally, the combined thicknesses of layers typically extend to $8-10 \mu m$ in the case of metal-based bonding approaches, which leads to electroplating becoming the sole practical deposition technique, as described in the literature [\[6,](#page-13-2)[7\]](#page-13-3). Glass-frit bonding is one of the most reliable and high-yield wafer level vacuum packaging approaches applied to a wide range of sensors, including post-CMOS processed sensors. The advantages of this approach can be listed as elimination of a photolithography step for deposition and patterning, elimination of the need for a smooth surface topography on top of the feedthroughs in the sensor wafer, elimination of the need for metal deposition and patterning on the sensor wafer, as well as high hermeticity and proper activation of the getter during the high bonding temperature. It should be noted that glass frit can only be used with post-CMOS processed sensors if the sensor properties do not degrade with the high bonding temperature.

Table 1. Summary of MEMS Wafer Level Packaging Methods.

One of the most popular post-CMOS processed sensor types is uncooled thermal infrared sensors that work in the Long-Wave Infrared (LWIR) wavelength region [\[38\]](#page-14-8). MEMS-based uncooled sensors are widely used in various military and commercial applications, including night vision, mine detection, reconnaissance, firefighting, medical imaging, industrial control, smart buildings, smart offices, and smart agriculture [\[39\]](#page-14-9). These applications are pushing for monolithically fabricated post-CMOS processed uncooled sensors with a compact and low-cost package, which is making WLVP an important requirement. The selection of the WLVP approach is very critical for satisfying proper vacuum levels and for allowing infrared signals to reach the sealed sensor without too much loss.

This article introduces a versatile, high-performance WLVP solution for a CMOScompatible uncooled infrared sensor. The experimentally verified approach involves the creation of moth-eye structures on both sides of a silicon cap wafer, eliminating the need for anti-reflective (AR) coatings. This silicon cap wafer is then bonded to another spacer wafer through a low-temperature Au-In TLP bonding process, where cavities are formed using the deep reactive ion etching (DRIE) process on the spacer wafer that incorporated the moth-eye structures within. A glass frit bonding layer is then deposited on the spacer wafer side of the cap wafer stack, which is preferred as it eliminates the need for another layer deposition on the CMOS wafer side. Finally, this cap wafer stack is bonded to a post-CMOS processed sensor wafer, including microbolometer-based Pirani vacuum gauge pixel structures, for wafer level vacuum encapsulation of the individual sensor dies. The long-term quality, reliability, and repeatability of the proposed cap wafer technology are assessed by bonding the cap wafer stack to various silicon sensor wafers and measuring bonding quality, including the vacuum level of the hermetically sealed cavity regions.

2. Experimental

2.1. Proposed Cap Wafer Fabrication Approach

Silicon wafers are preferred as the cap wafers in the low-cost option for WLVP of uncooled infrared sensors, but they reflect a significant amount of infrared radiation, reducing the transmission to about 50% in the LWIR region. The use of anti-reflective coatings on both sides of double-side polished silicon wafers is a good option for increasing the transmission to over 85%; however, the AR coating limits the bonding and getter activation temperature as it might peel off from the surface. An alternative approach is to implement moth-eye structures on the silicon surface as a solution for enhancing transmission of incoming IR radiation, which can be seen in the literature and the industry [\[6,](#page-13-2)[40](#page-14-10)[–43\]](#page-14-11). Optimization studies of anti-reflective grove-type gratings have been continuing in our research group since 2012, and the numerical modeling and simulations for pillar- and groove-type gratings with various topological configurations changing in various period sizes and heights/depths, and all these results were experimentally verified and published in [\[44\]](#page-14-12). However, implementation of these structures within a cavity poses significant challenges. In order to overcome these challenges, this study proposes to use double-side moth-eye structures to be implemented on a double-side polished flat window wafer, while the cavity is to be formed with a spacer wafer attached to it by using the Au-In TLP bonding technique. Although there are other material alloy options (such as Cu-Sn or Au-Sn), Au-In is selected because the Au-In material system is not only promising for allowing bonding at low temperatures (around 200 \degree C) and capable of withstanding higher temperatures (up to 500 \degree C) that are required in the following high-temperature glass frit bonding steps but also provides strong and hermetic bonds in the cavity regions of the spacer wafer formed by DRIE etching. Following the cavity formation, a lead-based glass frit paste is applied to the cap wafer stack using screen printing from the cavity side. The above cap wafer process sequence finishes with thin-film getter formation inside the cavity of each die using a shadow mask. The performance of the proposed cap wafer can be tested on microbolometer-based Pirani vacuum gauge pixel structures formed in the CMOS wafer or a dedicated sensor wafer.

After completing the fabrication of the cap and sensor wafers separately, they are bonded together using the glass frit bonding technique in a vacuum chamber for the formation of the WLVP sensor structure. Following this, the WLVP sensor wafer stack has been shallow diced first to remove the cap wafer pieces over the wire-bonding pad regions of the sensor wafer, and then the whole wafer has been diced for the singulation of the individual WLVP sensors. Figure [1](#page-3-0) shows the detailed cross section of the proposed wafer level hermetic encapsulation method.

Figure 1. The cross section of a microbolometer-based Pirani vacuum gauge sensor die area that is **Figure 1.** The cross section of a microbolometer-based Pirani vacuum gauge sensor die area that is wafer level hermetically encapsulated on an 8″ wafer for MEMS-based LWIR sensors. wafer level hermetically encapsulated on an 8′′ wafer for MEMS-based LWIR sensors.

2.2. Fabrication Processes 2.2. Fabrication Processes

sor wafer, as shown in Figure 2g.

The proposed hermetic packaging method of the IR-based thermal sensor consisted The proposed hermetic packaging method of the IR-based thermal sensor consisted of fabrication steps of the cap wafer stack and a s[en](#page-4-0)sor wafer. Figure 2 presents the process flow of the cap wafer stack. The fabrication process starts with a blank 8″ doubleside polished (DSP) silicon wafer as the window wafer. Both sides of the window wafer are prepared for high-resolution stepper lithography to determine the precise moth-eye structures, specifically at the regions corresponding to the IR sensor regions of the sensor wafer. The second step is the reactive ion etching (RIE) process of the window silicon wafer for the formation of the grating structures on both sides of the wafer, as shown in Figure [2a](#page-4-0). The structures in the window wafer are protected with $SiO₂$, which will also act as an etch stop layer for the following process steps, as shown in Figure [2b](#page-4-0). The third step is the metal layer formation on the bottom side of the window wafer, which is achieved with sputtering of Ti(20 nm)/Ni(50 nm)/Au(1 μ m) layers that are patterned using the lift-off technique. The spacer wafer is used for cavity formation above the sensor structure area over the sensor wafer. The spacer wafer can be either a standard thickness (approximately \sim 300 Ω) (approximately 725 μ m) SSP Si wafer that can be grinded down to 400 μ m or below in the following steps or a 400 μ m thin Si DSP wafer that eliminates the grinding step. Figure [2c](#page-4-0) shows the metal layer formation on the spacer wafers, which is achieved with sputtering $\mathcal{F}^{\text{rec}}(20, \ldots)$ of Ti(20 nm)/Ni(50 nm)/Au(500 nm) layers and then evaporation of In(3 μ m), which are patterned with the lift-off technique. After metal patterning on both wafers, the two wafers are bonded to refer of around 2.2 MPa is applied, with a low bonding temperature of 200 °C while the chamber of around 2.2 MPa is applied, with a low bonding temperature of 200 °C while the chamber of abound 2.2 MPa is applied, with a low bonding temperature of 200 °C while the chamber vacuum level is 0.001 Pa (10^{-5} mbar); then, the wafer stack becomes a single part, as shown level is 0.001 Pa (10−5 mbar); then, the wafer stack becomes a single part, as shown in Figure in Figure [2d](#page-4-0). When a standard thick SSP silicon spacer wafer is used, the spacer wafer 2d. When a standard thick SSP silicon spacer wafer is used, the spacer wafer can be can be grinded down to the desired spacer thickness after the wafer bonding. The cap edd to general down to the desired spacer thickness after the water bonding. The cap
wafer fabrication continues with the cavity lithography on the bottom side of the cap wafer water increasing continues with the cavity lithography on the bottom side of the cap water stack. Depending on the spacer wafer thickness used, 200–400 µm deep cavities have Depending on the spacer which includes the space of the spacer of the spacer of the state of the bonding, where precise predefined grating structures are revealed. At the end of the cavity formation, the DRIE etch stop oxide layer and the protection layers are removed from the window wafer, as depicted in Figure [2e](#page-4-0). Then, the glass frit, including a 200 μ m bond frame width, is deposited using the screen-printing method on the bottom side of the cap wafer stack, as shown in Figure [2f](#page-4-0). Following the thermal conditioning (frit firing) processes, a getter material is sputtered inside the cavity region using a shadow mask. The getter deposition finalizes the cap wafer stack fabrication, and the wafer is ready for glass frit bonding with the sensor wafer, as shown in Figure [2g](#page-4-0). are bonded together using a 30 min Au-In TLP bonding process in which a bond pressure

Figure 2. Schematic of the proposed cap wafer process flow: (**a**) formation of moth-eye structures **Figure 2.** Schematic of the proposed cap wafer process flow: (**a**) formation of moth-eye structures on both sides of the window wafer; (**b**) coating of protection oxide and metal formation; (**c**) spacer on both sides of the window wafer; (**b**) coating of protection oxide and metal formation; (**c**) spacer
wafer metallization; (**d**) Au-In TLP bonding of the wafers; (**e**) DRIE etching for cavity formation and and protection oxide etching; (**f**) glass frit paste deposition; (**g**) thin-film getter deposition. protection oxide etching; (**f**) glass frit paste deposition; (**g**) thin-film getter deposition.

A sensor wafer is also designed and fabricated to be used for the characterization and A sensor wafer is also designed and fabricated to be used for the characterization and demonstration of the proposed WLVP technique. Figur[e 3](#page-5-0) shows the fabrication steps of demonstration of the proposed WLVP technique. Figure 3 shows the fabrication steps of the sensor wafer, which consists of the microbolometer-based Pirani vacuum gauge pixel the sensor wafer, which consists of the microbolometer-based Pirani vacuum gauge pixel structures and metal routing lines on each die area. First, a silicon nitride dielectric layer structures and metal routing lines on each die area. First, a silicon nitride dielectric layer is deposited on the front side of a regular 8" silicon wafer for electrical isolation, and then Ti/Au metal layers are deposited and patterned with wet etching for the formation of Ti/Au metal layers are deposited and patterned with wet etching for the formation of metal routing lines and the wire-bonding pa[ds](#page-5-0) (Figure 3b). A sacrificial layer is then coated and patterned with the anchor points of the pixel struc[tu](#page-5-0)re (Figure 3c); the structural nitride layer is deposited on top of the sacrificial layer, and via openings are etched at the contact [po](#page-5-0)ints (Figure 3d). The interconnect metals are deposited and patterned on the support [arm](#page-5-0)s (Figure 3e). The active material is then deposited and patterned on the pixel body to obtain a high temperature coefficient of resistance (TCR) v[alu](#page-5-0)e (Figure 3f). Finally, the passivation nitride layer is deposited and patterned with plasma etching to form the pixel structure (Figure [3g](#page-5-0)). After the formation of the microbolometer-based Pirani vacuum gauge structures, the sacrificial layer is removed for the suspension of the pixel structures. At the end of this process step, the sensor wafer fabrication is completed and ready for cap wafer bonding for [th](#page-5-0)e WLVP (Figure 3h).

Figure 3. Schematics of the sensor wafer process flow: (a) start with a DSP silicon wafer; (b) formation of metal routings and electrical connections; (**c**) deposition and patterning of the sacrificial mation of metal routings and electrical connections; (**c**) deposition and patterning of the sacrificial layer; (*d*) deposition of the structure of the structure layer and operation of the contact at the anchor points; layer; (d) deposition of the structural nitride layer and opening of the contacts at the anchor points; (e) deposition and patterning of the interconnect metal on the support arms; (f) deposition and patterning of the active material; (g) passivation nitride layer deposition and plasma etching to form the pixel structure; (**h**) the sacrificial PI layer removal for the formation of the thermally isolated microbolometer-based Pirani vacuum gauge pixel structure.

 $T_{\rm eff}$ stack and sensor wafer and sensor water and bonded using the aligned using the aligned using the aligned using the sensor water and bonded using the aligned using the sensor water and bonded using the sensor wate The prepared cap wafer stack and sensor wafer are aligned and bonded using the glass frit bonding process to form the wafer level vacuum packaged sensors and verification of the proposed WLVP approach. Wafer level hermetic packaging is achieved by the optimized glass frit bonding technique, in which the bonding occurs at around 430 °C for 20 min by using a bond pressure of around 3 MPa, considering the bonding area over the wafer, while the chamber vacuum level is 0.01 Pa (10⁻⁴ mbar); and the final glass frit bond frame width is measured as $400 \mu m$ after the bonding. The cap wafer is then diced partially to access the wire-bonding pads of the sensors. Figure [4a](#page-6-0) shows the perspective view of the actual fabricated wafer stack, while Figure [4b](#page-6-0) shows the picture of the packaged sensor after the singulation of the individual wafer level packaged sensors. Figure [5](#page-6-1) shows the encapsulated MEMS sensor, membership and glass friends of the cause of the causal conditions, (c) the causal conditions, (c) the causal conditions, (c) the causal conditions of the conditions, (c) the conditions of the conditio MEMS sensor, (b) Au-In TLP and glass frit bonding regions, (c) the cavity region and SEM images of the WLVP MEMS-based sensor, including (a) the details of the encapsulated

gratings (moth-eye structures) inside the cavity, and (d) a perspective view of the bonding pad region of the sensor chip after cap wafer pad reveal.

Figure 4. Pictures of the fabricated IR-based thermal sensors after WLVP with the proposed cap wafer $\frac{d}{dt}$ (a) the picture of the wafer level vacuum packaged sensor wafer after shallow dicing for pad reveal; and (**b**) the picture of one of the sensor dies (dimensions are 5.4×6.5 mm²) **Figure 4.** Pictures of the fabricated IR-based thermal sensors after WLVP with the proposed cap wafer fabrication technique: (**a**) the picture of the wafer level vacuum packaged sensor wafer after shallow dicing for pad fabrication technique: (**a**) the picture of the wafer level vacuum packaged sensor wafer after shallow after singulation dicing.

Top Gratings Au-In TLP Spacer Window **Bonding** Wafer Wafer Sensor Wafer **Glass Frit Bonding** METU MEMS 1.0kV 9.4mm x30 LM(UL) 08/10/2022 15:59 $x100 + M(1) \cdot 08/10/2$ (**a**) (**b**) Top Gratings **Bottom Gratings** Cap Wafer **Wire Bonding** Cavity Pads After Pad Reveal Sensor Wafer $\begin{array}{c} \hline \end{array}$ (**c**) (**d**)

3. Results & Discussion

3.1. Transmission Behavior of Double-Side Anti-Reflection Moth Eye (Grating) Structures

Infrared transmission measurements are performed on the wafers using an IR-VASE ellipsometer system to compare the infrared transmission characteristics of a non-processed bare silicon wafer and a double-side anti-reflective moth-eye structure integrated silicon wafer. Figure [6](#page-7-0) shows the IR transmission characteristics of the measured wafers in the $2-20$ μ m wavelength region. The integration of double-side moth-eye structures on the window wafer enhanced the IR transmission from approximately 50% up to 82% in the 8–12 µm wavelength region. the 8–12 µm wavelength region.

Figure 6. Infrared transmission measurement of the double-side moth-eye structures implemented **Figure 6.** Infrared transmission measurement of the double-side moth-eye structures implemented in in the window wafer (blue line) compared with the bare non-processed window wafer (red line) in the window wafer (blue line) compared with the bare non-processed window wafer (red line) in the the 2–20 µm wavelength region measured with the IR-VASE ellipsometer. 2–20 µm wavelength region measured with the IR-VASE ellipsometer.

3.2. Au-In TLP Bonding Quality 3.2. Au-In TLP Bonding Quality

The bonding quality of the bonded wafer stack is inspected using a scanning acoustic The bonding quality of the bonded wafer stack is inspected using a scanning acoustic microscope (SAM) system, as shown in Figure 7a. Figure 7b shows the SAM image of the microscope (SAM) system, as shown in Fi[gu](#page-7-1)re 7a. Fi[gu](#page-7-1)re 7b shows the SAM image of the Au-In TLP bonded cap wafer stack, and Figure 7c shows a closer view of the eight-die area. Au-In TLP bonded cap wafer stack, and [Fig](#page-7-1)ure 7c shows a closer view of the eight-die The dark colors refer to the continuous penetration of ultrasound waves in the scanned image. The bond ring regions are in dark gray color, which refers to a continuous material structure in the bond ring region. The leaked water in the streets between dies can be seen in the image as a light gray color, and finally, the other light side means gratings and unbonded parts. The SAM image also shows some defective regions, which may have resulted during the microfabrication process or handling. After bonding, squeeze-out was observed around the bond rings, and the outer circular part of the 8" wafer refers to the reflow of the melted indium metal that occurs during the bonding process, which was good evidence for high-quality bonding, as liquefaction was clearly detected. was good evidence for high-quality bonding, as liquefaction was clearly detected.

Figure 7. (**a**) The scanning acoustic microscope with the Au-In TLP bonded cap wafer stack on the chuck; (**b**) the SAM image of the bonded wafer; (**c**) a closer view of the multiple die region. chuck; (**b**) the SAM image of the bonded wafer; (**c**) a closer view of the multiple die region.

The mechanical strength of the Au-In TLP bonding interface is analyzed by applying The mechanical strength of the Au-In TLP bonding interface is analyzed by applying shear tests on the individually diced nine samples from different locations on the moni-shear tests on the individually diced nine samples from different locations on the monitoring wafer, and the average strength is measured to be 32.10 ± 5.29 MPa, as shown in Figure 8. The measured value satisfies the military standard MIL-STD 883E [45], where Figure [8.](#page-8-0) The measured value satisfies the military standard MIL-STD 883E [\[45\]](#page-14-13), where the minimum shear strength value is 6 MPa for microelectronic packages. Seven additional **Figure 7.** (a) The scanning acoustic microscope with the Au-In TLP bonded cap wafer stack on the chuck; (b) the SAM image of the bonded wafer; (c) a closer view of the multiple die region.
The mechanical strength of the

samples are also tested from monitoring wafer after a year, it can be pointed out that the TLP bonding remains strong, as shown in red color dots in Figure [8.](#page-8-0)

> **Figure 8.** The shear test results of the Au-In TLP bonded samples. Sample measurements from 1 to **Figure 8.** The shear test results of the Au-In TLP bonded samples. Sample measurements from 1 to 9 are the first measurements, shown in blue color dots, and from 10 to 16 are the measurements one year after the first measurement, shown in red color dots. year after the first measurement, shown in red color dots.

After conducting shear tests, the squeezed-out indium can be seen clearly in Figure [9a](#page-8-1). A narrow region, measuring only a few micrometers wide, appears on the shear surface, contrasting with a highly deformed area elsewhere in the bond ring. This deformation resembles ductile fracture, evidenced by dimples and cones. Elemental analysis via Energy Dispersive Spectroscopy (EDS) of the narrow region containing bulk bonding material showed a composition of 42 wt. % In, closely matching the targeted total composition. In contrast, EDS analysis of the deformed region indicated a composition of 77.4 wt. % Au (Figure [9b](#page-8-1)). The failure of the bond has likely occurred from the AuIn intermetallic and a closure view for the SEM image of the shear surface can be seen in Figure [9c](#page-8-1).

Figure 9. SEM images of the shear surface of Au-In TLP bonding: (**a**) the image of the Au-In TLP **Figure 9.** SEM images of the shear surface of Au-In TLP bonding: (**a**) the image of the Au-In TLP bonded stack diced and shear test applied case to show the squeeze out Indium; (**b**) a closer image bonded stack diced and shear test applied case to show the squeeze out Indium; (**b**) a closer image also showing the EDS analyze results from the broken pieces' Au-In alloy part; (**c**) a close-up SEM also showing the EDS analyze results from the broken pieces' Au-In alloy part; (**c**) a close-up SEM image of the shear surface of Au-In TLP bonding. image of the shear surface of Au-In TLP bonding.

Evaluation of the bonding quality at various temperatures is continued with the Evaluation of the bonding quality at various temperatures is continued with the memechanical robustness tests, including thermal cycling (room temperature to 250 °C) for 5 cycles, high-temperature storage (300 °C for a day), and ultra-high-temperature shock tests according to MIL-STD-810 criteria [[46\].](#page-15-0) Higher temperature tests are also conducted to see if the Au-In TLP bonded lid withstands the following glass frit bonding and getter to see if the Au-In TLP bonded lid withstands the following glass frit bonding and getter activation steps, which are to be performed at around 430 ◦C. Three different test groups activation steps, which are to be performed at around 430 °C. Three different test groups are arranged, including annealing at 430 °C for 10 min, 30 min, and 60 min. After each annealing step, destructive shear tests are applied. The average shear strength is measured annealing step, destructive shear tests are applied. The average shear strength is measured as 26.41 ± 10.14 MPa after 10 min of annealing. After 30 min of annealing, the average shear strength is measured as 28.90 ± 5.91 MPa. For the 60 min annealing case, the average shear strength is measured as 27.61 ± 10.25 MPa. Figure [10 s](#page-9-0)hows the before and after annealing shear test results plotted in the same graph for 4 different regions of the wafer for comparison, where the average shear strength results are presented for each region. A for comparison, where the average shear strength results are presented for each region. A total of 44 dies are shear tested in the four regions; during the tests, 4 dies fail, and in some total of 44 dies are shear tested in the four regions; during the tests, 4 dies fail, and in some dies, weak results are obtained due to the lack of poor bonding caused by voids or dust. dies, weak results are obtained due to the lack of poor bonding caused by voids or dust. These results verify that all regions satisfy the MIL-STD 883 criteria. These results verify that all regions satisfy the MIL-STD 883 criteria.

Figure 10. The comparison of shear test results of 4 regions. Graphic bars refer to (i) before appealing **Figure 10.** The comparison of shear test results of 4 regions. Graphic bars refer to (i) before annealing, $\ddot{\textbf{r}}$ (ii) annealing at 430 °C for 10 min, (iii) annealing at 430 °C for 30 min, and (iv) annealing at 430 °C for 60 min.

3.3. Glass Frit Bonding Quality 3.3. Glass Frit Bonding Quality

The bonding quality and strength of the glass frit bonding are also inspected on one The bonding quality and strength of the glass frit bonding are also inspected on one of the sensor wafers bonded to the cap wafer. Figure [11](#page-9-1) presents the result of the highresolution scanning acoustic microscope mapping, showing uniform bonding results of the stack, where the enlarged picture clearly shows different regions of the bonding area.

Figure 11. The SAM image of the bonded wafers for understanding the glass frit bonding quality. properties of the cap diaphragm given in Table 2, **Figure 11.** The SAM image of the bonded wafers for understanding the glass frit bonding quality.

The shear strength of 44 packaged samples is measured from different locations on the wafer to quantify the bonding strength and long-term reliability of the glass frit bonding process. The average shear strength is initially measured as 27.04 ± 6.45 MPa, which is very good, as expected.

3.4. Hermeticity Tests of the Proposed Cap Wafer Fabrication Method

The hermeticity of the proposed cap wafer fabrication method is also tested after wafer level packaging with the sensor wafer (a total of 2 microbolometer-based Pirani vacuum gauge sensor wafers are fabricated) and without (a total of 8 wafers) Pirani vacuum sensors. The three different methods used are He-leak test, cap deflection measurement, and using a microbolometer-type vacuum sensor packaged with the proposed cap wafer.

The hermeticity monitoring of the samples is characterized with He-leak tests. A 5×7 sensor block is used during the tests for easy measurement, since one die cavity volume is very small (7.28 mm³) according to MIL-STD-883 package volumes and defined requirements. The 5×7 sensor block piece is exposed to helium bombardment by using a pressure vessel at 75 psi for 16 h according to the defined leak test parameters in MIL-STD-883E. Then, the sensor block is placed in a He-leak test chamber, the chamber is pumped down, and the vacuum pump exhaust is measured with a He detector, obtaining a 0.1×10^{-9} atm·cc/s leak rate. This measurement verifies that the rejection leak rate limit of 5 \times 10^{-8} atm·cc/s specified in the MIL-STD 883 criteria is satisfied on the tested 5×7 sensor block.

The vacuum level inside the cavity can also be calculated by measuring the cap diaphragm deflection after the diaphragm thickness is reduced to make the cap diaphragm thin, allowing it to be deflected by the small cavity vacuum. The diaphragm thickness reduction of the abovementioned 5×7 sensor block piece is achieved by etching the top of the window wafer using a DRIE system. Equation (1) can be used to calculate the cap deflection and corresponding vacuum level with the dimensions and mechanical properties of the cap diaphragm given in Table [2,](#page-10-0)

$$
\Delta P_{total} = \frac{32Eh^3(l^4 + w^4)}{5(1 - v^2)l^4w^4} \Delta \omega_{max}
$$
\n(1)

where P_{total} is the total pressure, *E* is the Young's modulus of silicon, *h* is the diaphragm thickness, ν is the silicon Poisson's ratio, *ωmax* is the maximum deflection, and finally *l* and *w* are the length and width of the diaphragm, respectively.

Table 2. The dimensions and mechanical properties of the cap diaphragm.

Figure [12a](#page-11-0) shows the picture of the thinned 5×7 sensor block where the diaphragm deflections can be seen as curved small rectangles on the surface, while Figure [12b](#page-11-0) shows the diaphragm deflection measured in both 2D and 3D surface profilers as 16.8−20.1 µm at the middle dies and 26.7–37.9 µm at the edge dies. The variation in the center deflection is due to the non-uniform etching of the sample block during the DRIE etching step; the edge region is etched more compared to the center region, as can be seen from the deflection amounts. After these measurements, the diaphragm of the most deflecting die, i.e., the thinnest die, is intentionally broken to measure the diaphragm thicknesses with cross-sectional SEM inspections; this diaphragm is measured to be 30 μ m thick. This

result is consistent with the COMSOL diaphragm deflection simulation results provided in Figure 12[c,d.](#page-11-0) An about 39 μ m central deflection is also achieved with a 30 μ m thick diaphragm, suggesting a cavity vacuum level of approximately 500 Pa (5 mbar). diaphragm, suggesting a cavity vacuum level of approximately 500 Pa (5 mbar).

i.e., the thinnest die, is intentionally broken to measure the diaphragm thicknesses with

Figure 12. The images of: (a) bonded and diced piece including 5×7 dies thinned in DRIE to have a thin diaphragm over the vacuum cavity; (**b**) the one of the maximum deflected (\approx 38 μ m) cap diaphragms measurement results in an optic and surface profiler; (**c**) the COMSOL simulation results showing that the maximum deflection can be \approx 39 μ m; (**d**) the maximum displacement versus vacuum pressure plot drawn according to COMSOL simulations; resulting in a measured vacuum level of approximately 5 mbar (500 Pa).

Another method for monitoring the vacuum level inside the package is to use microbolometer-based Pirani vacuum gauge pixel structures inside the capped region, as shown in Figure [3.](#page-5-0) The Pirani vacuum gauge pixels are first characterized in a vacuum probe station before cap wafer bonding and measured again after cap wafer bonding. The first measurement results are used as the lookup table for determining the vacuum level inside the packaged area.

As the first step of the characterization, functional sensors are selected by using a current source meter and applying a current from 0 nA to 3000 nA with 150 nA increments at 1 atm, 101,325 Pa pressure level at 25 ◦C chuck temperature. The TCR of a material is defined as in Equation (2):

$$
\alpha = \frac{1}{R} \frac{dR}{dT} \tag{2}
$$

where α is the temperature coefficient of resistance, R is the total resistance of the material, and *T* is the temperature. The measurement of TCR is performed in the probe station system's temperature-controllable chuck and chamber by using an unsuspended detector to eliminate the effect of electrical heating. The temperature of the environmental chamber is changed from 22 \degree C to 38 \degree C, and the voltage of the sensor is measured while it is

biased with a constant current (300 nA). The temperature data are obtained from the probe system's chuck heater temperature controller unit, and the total resistance values changing by the temperature are plotted in a graph and fitted to a polynomial. The TCR value at room temperature is measured as approximately $-5.5\%/K$.

The wafer level sacrificially released sensors are then tested for thermal conductance measurements in a vacuum probe station system, and I-V sweeps are performed at predefined vacuum levels of 0.13 Pa, 2.67 Pa, 6.67 Pa, 13.33 Pa, 19.99 Pa, and 26.66 Pa, respectively. The thermal conductance versus pressure plot for all the functional dies is plotted by using the formula in Equation (3) [\[38\]](#page-14-8) to obtain a lookup table to be referenced after wafer level vacuum packaging.

$$
G_{th} = \frac{P_{elec}}{\Delta T} = \frac{I^2 R \alpha}{\ln\left(\frac{R}{R_0}\right)}\tag{3}
$$

where G_{th} is the thermal conductance of the detector, P_{elec} is the applied electrical power, ∆*T* is the total temperature change, *R* is the detector resistance under vacuum, *R*⁰ is the detector resistance at atmospheric pressure, *α* is the TCR of the detector resistance, and *I* is the applied bias current.

The wafer is tested again after wafer level vacuum packaging, and the vacuum level inside the package is estimated according to the obtained lookup tables and plots by using the calculated G_{th} value. It should be noted that, different from cap deflection characterization, the sensor wafer has a getter to evaluate the increase of the vacuum level inside the package, and the pressure inside the package is measured to be in the range of 133–533 Pa if the getter is not used, whereas it is 0.13–13.33 Pa with the getter usage.

These test and characterization results verify that the proposed cap wafer fabrication method is successfully processed in 8′′ wafers. Table [3](#page-12-0) summarizes the processes and pressure ranges of the packaged Pirani gauges in the literature and those used in this work.

Researcher **Researcher Cauge Type Cauge Type** Process Type Pressure Range (Pa) Shie et al. [\[47\]](#page-15-1) Cr/Pt resistor on a dielectric membrane Bulk Micromachining 1.33×10^{-5} –133 Stark et al. [\[48\]](#page-15-2) Cr/Pt resistor on a dielectric membrane Surface Micromachining 0.13–1333 Chae et al. [\[49\]](#page-15-3) Cr/Pt resistor on a dielectric membrane anchored to Si Surface Micromachining 2.67–266.65 Chae et al. [\[49\]](#page-15-3) **p**++ silicon coil microbridge Dissolved wafer process 6.67–666.61 Mastrangelo and Muller [\[50\]](#page-15-4) **Polysilicon microbridge** Surface Micromachining 9.99–9999.18 Stark et al. [\[51\]](#page-15-5) Polysilicon microbridge Surface Micromachining 1.33–13,332.24 Mitchel et al. [\[52\]](#page-15-6) Polysilicon microbridge Surface Micromachining 6.67–101,325 Topalli et al. [\[53\]](#page-15-7) p++ silicon coil microbridge Dissolved wafer process 1.33–266.65 Topalli et al. [\[53\]](#page-15-7) 100 µm thick Si coil microbridge Silicon-on-glass process 2.67-266.65 This Work Microbolometer-type resistive Pirani Vacuum Pixels Surface Micromachining 0.13–533

Table 3. Summary of Pirani Gauge Designs and This Work.

4. Conclusions

This work presents an alternative approach to obtaining wafer level vacuum packaging that satisfies the requirements of CMOS-based thermal sensors at low cost and with high performance. The proposed method is experimentally verified by fabricating the moth-eye structures on an 8′′ DSP wafer and demonstrating IR transmission performance of about 80%, eliminating the need for high-cost AR coating; by optimizing and verifying the TLP bonding performance of the window cap and spacer wafers; by optimizing the cavity opening step without damaging the moth-eye structures; by optimization of glass frit deposition and glass frit bonding for 8′′ size wafers; by developing a vacuum sensor wafer with Pirani vacuum gauges for bonding quality measurements; by bonding the cap wafer stack to various silicon wafers; and by measuring bonding quality, including the vacuum level of the hermetically sealed cavity regions. The best package pressure is measured to be

around 133–533 Pa if a getter is not used, whereas the best pressures are measured to be 0.13 Pa in the case of getter usage.

Author Contributions: Conceptualization, T.A.; methodology, O.S.A. and G.D.A.; software, G.D.A.; validation, G.D.A.; formal analysis, G.D.A.; investigation, G.D.A. and O.S.A.; resources, G.D.A., O.S.A. and T.A.; data curation, G.D.A. and O.S.A.; writing—original draft preparation, G.D.A.; writing—review and editing, G.D.A., O.S.A. and T.A.; visualization, G.D.A.; supervision, T.A. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Data Availability Statement: The original contributions presented in the study are included in the article, further inquiries can be directed to the corresponding author.

Acknowledgments: The authors would like to thank the METU MEMS Center and its staff for their support and the GÜNAM Center and its staff for screen printing. The authors would also like to thank MikroSens Elektronik San ve Tic A.S. engineers for the support of the test software for automatic testing purposes.

Conflicts of Interest: Author Tayfun Akin is the co-founder of and author Orhan Sevket Akar is currently employed by MikroSens Elektronik San ve Tic A.S. The remaining authors declare that the research was conducted in the absence of any commercial or financial relationships that could be construed as a potential conflict of interest.

References

- 1. Hsieh, C.T.; Ting, J.-M.; Yang, C.; Chung, C.K. The introduction of MEMS packaging technology. In Proceedings of the 4th International Symposium on Electronic Materials and Packaging, Kaohsiung, Taiwan, 4–6 December 2002; pp. 300–306. [\[CrossRef\]](https://doi.org/10.1109/EMAP.2002.1188855)
- 2. Kimata, M.; Tokuda, T.; Tsuchinaga, A.; Matsumura, T.; Abe, H.; Tokashiki, N. Vacuum Packaging Technology for Uncooled Infrared Sensor. *IEEJ Trans. Electr. Electron. Eng.* **2010**, *5*, 175–180. [\[CrossRef\]](https://doi.org/10.1002/tee.20514)
- 3. Ramm, P.; Lu, J.J.Q.; Taklo, M.M.V. *Handbook of Wafer Bonding*, 1st ed.; Wiley-VCH Verlag GmbH & Co.KGaA: Weinheim, Germany, 2012.
- 4. Chae, J.; Giachino, J.M.; Najafi, K. Fabrication and Characterization of a Wafer-Level MEMS Vacuum Package with Vertical Feedthroughs. *J. Microelectromech. Syst.* **2008**, *17*, 193–200. [\[CrossRef\]](https://doi.org/10.1109/JMEMS.2007.910258)
- 5. Demirhan Aydın, G. Wafer Level Vacuum Packaging Technology for MEMS Based Long-Wave Infrared Sensors. Ph.D. Thesis, Middle East Technical University, Ankara, Turkey, 2022.
- 6. Stenchly, V.; Lofink, F.; Reinert, W. AR-concepts for hermetic wafer level packaging of uncooled FIR bolometer arrays. In Proceedings of the 5th Electronics System-integration Technology Conference (ESTC), Helsinki, Finland, 16–18 September 2014. [\[CrossRef\]](https://doi.org/10.1109/ESTC.2014.6962844)
- 7. Hilton, A.; Temple, D.; Lannon, J.; Schimert, T.R.; Skidmore, G.; Gooch, R.; Trujillo, C.; Miskimins, S.; Li, C. Wafer-Level Vacuum Packaging of Microbolometer-Based Infrared Imagers. In Proceedings of the International Wafer-Level Packaging Conference, San Jose, CA, USA, 18–20 October 2016.
- 8. Li, Q.; Goosen, H.; van Keulen, F.; van Beek, J.; Zhang, G. Assessment of testing methodologies for thin-film vacuum MEMS packages. *Microsyst. Technol.* **2008**, *15*, 161–168. [\[CrossRef\]](https://doi.org/10.1007/s00542-008-0651-y)
- 9. Candler, R.N.; Park, W.-T.; Li, H.; Yama, G.; Partridge, A.; Lutz, M.; Kenny, T. Single wafer encapsulation of mems devices. *IEEE Trans. Adv. Packag.* **2003**, *26*, 227–232. [\[CrossRef\]](https://doi.org/10.1109/TADVP.2003.818062)
- 10. Stark, B.; Najafi, K. A Low-Temperature Thin-Film Electroplated Metal Vacuum Package. *J. Microelectromech. Syst.* **2004**, *13*, 147–157. [\[CrossRef\]](https://doi.org/10.1109/JMEMS.2004.825301)
- 11. Stark, B.H. *Thin Film Technologies for Hermetic and Vacuum Packaging of MEMS*; University of Michigan: Ann Arbor, MI, USA, 2004.
- 12. Go, J.S.; Cho, Y.-H. Experimental evaluation of anodic bonding process using Taguchi method for maximum interfacial fracture toughness. In Proceedings of the Eleventh Annual International Workshop on Micro Electro Mechanical Systems. An Investigation of Micro Structures, Sensors, Actuators, Machines and Systems (Cat. No.98CH36176), Heidelberg, Germany, 25–29 January 1998; pp. 318–321. [\[CrossRef\]](https://doi.org/10.1109/MEMSYS.1998.659775)
- 13. Tanaka, S. Wafer-level hermetic MEMS packaging by anodic bonding and its reliability issues. *Microelectron. Reliab.* **2014**, *54*, 875–881. [\[CrossRef\]](https://doi.org/10.1016/j.microrel.2014.02.001)
- 14. Plößl, A.; Kräuter, G. Wafer direct bonding: Tailoring adhesion between brittle materials. *Mater. Sci. Eng. R Rep.* **1999**, *25*, 1–88. [\[CrossRef\]](https://doi.org/10.1016/S0927-796X(98)00017-5)
- 15. Dragoi, V.; Mittendorfer, G.; Thanner, C.; Lindner, P. Wafer-level plasma activated bonding: New technology for MEMS fabrication. *Microsyst. Technol.* **2007**, *14*, 509–515. [\[CrossRef\]](https://doi.org/10.1007/s00542-007-0437-7)
- 16. Takagi, H.; Maeda, R. Aligned room-temperature bonding of silicon wafers in vacuum by argon beam surface activation. *J. Micromech. Microeng.* **2004**, *15*, 290–295. [\[CrossRef\]](https://doi.org/10.1088/0960-1317/15/2/007)
- 17. Kim, J.; Kim, I.; Choi, Y.; Paik, K.-W. Studies on the polymer adhesive wafer bonding method using photo-patternable materials for MEMS motion sensors applications. *IEEE Trans. Compon. Packag. Manuf. Technol.* **2012**, *2*, 1118–1127. [\[CrossRef\]](https://doi.org/10.1109/TCPMT.2011.2178242)
- 18. Bleiker, S.; Dubois, V.; Schröder, S.; Stemme, G.; Niklaus, F. Adhesive wafer bonding with ultra-thin intermediate polymer layers. *Sens. Actuators A Phys.* **2017**, *260*, 16–23. [\[CrossRef\]](https://doi.org/10.1016/j.sna.2017.04.018)
- 19. Yun, C.H.; Martin, J.; Chen, L.; Frey, T.J. Clean and Conductive Wafer Bonding for MEMS. *ECS Trans.* **2008**, *16*, 117–124. [\[CrossRef\]](https://doi.org/10.1149/1.2982860)
- 20. Xu, D.; Jing, E.; Xiong, B.; Wang, Y. Wafer-level vacuum packaging of micromachined thermoelectric IR sensors. *IEEE Trans. Adv. Packag.* **2010**, *33*, 904–911. [\[CrossRef\]](https://doi.org/10.1109/TADVP.2010.2072925)
- 21. Yun, C.; Martin, J.; Tarvin, E.; Winbigler, J. AL to AL wafer bonding for MEMS encapsulation and 3-D interconnect. In Proceedings of the 2008 IEEE 21st International Conference on Micro Electro Mechanical Systems, Tucson, AZ, USA, 13–17 January 2008; pp. 810–813. [\[CrossRef\]](https://doi.org/10.1109/MEMSYS.2008.4443780)
- 22. Deillon, L.; Hessler-Wyser, A.; Hessler, T.; Rappaz, M. Solid-liquid interdiffusion (SLID) bonding in the Au–In system: Experimental study and 1D modelling. *J. Micromech. Microeng.* **2015**, *25*, 125016. [\[CrossRef\]](https://doi.org/10.1088/0960-1317/25/12/125016)
- 23. Yoon, S.W.; Glover, M.D.; Shiozaki, K. Nickel–Tin Transient Liquid Phase Bonding Toward High-Temperature Operational Power Electronics in Electrified Vehicles. *IEEE Trans. Power Electron.* **2012**, *28*, 2448–2456. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2012.2212211)
- 24. Temel, O. Investigation of Solder Materials and Bond Formation for Wafer Level Packaging of MEMS Devices. Ph.D. Thesis, METU, Ankara, Turkey, 2020.
- 25. Welch, W.C.; Najafi, K. Nickel-Tin Transient Liquid Phase (TLP) Wafer Bonding for MEMS Vacuum Packaging. In Proceedings of the TRANSDUCERS 2007—2007 International Solid-State Sensors, Actuators and Microsystems Conference, Lyon, France, 10–14 June 2007. [\[CrossRef\]](https://doi.org/10.1109/sensor.2007.4300385)
- 26. Sohn, Y.-C.; Wang, Q.; Ham, S.-J.; Jeong, B.-G.; Jung, K.-D.; Choi, M.-S.; Kim, W.-B.; Moon, C.-Y. Wafer-level low temperature bonding with Au-In system. In Proceedings of the 57th Electronic Components and Technology Conference, Sparks, NV, USA, 29 May 2007–1 June 2007; pp. 633–637. [\[CrossRef\]](https://doi.org/10.1109/ECTC.2007.373863)
- 27. Xu, H.; Suni, T.; Vuorinen, V.; Li, J.; Heikkinen, H.; Monnoyer, P.; Paulasto-Kröckel, M. Wafer-level SLID bonding for MEMS encapsulation. *Adv. Manuf.* **2013**, *1*, 226–235. [\[CrossRef\]](https://doi.org/10.1007/s40436-013-0035-0)
- 28. Chidambaram, V.; Bangtao, C.; Lip, G.C.; Woo, D.R.M. Au-In-based hermetic sealing for MEMS packaging for down-hole application. *J. Electron. Mater.* **2014**, *43*, 2498–2509. [\[CrossRef\]](https://doi.org/10.1007/s11664-014-3131-4)
- 29. Rautiainen, A.; Vuorinen, V.; Heikkinen, H.; Paulasto-Krockel, M. Wafer-Level AuSn/Pt Solid–Liquid Interdiffusion Bonding. *IEEE Trans. Compon. Packag. Manuf. Technol.* **2018**, *8*, 169–176. [\[CrossRef\]](https://doi.org/10.1109/TCPMT.2017.2780102)
- 30. Sood, S.; Farrens, S.; Pinker, R.; Xie, J.; Cataby, W. Al-Ge Eutectic Wafer Bonding and Bond Characterization for CMOS Compatible Wafer Packaging. *ECS Trans.* **2010**, *33*, 93–101. [\[CrossRef\]](https://doi.org/10.1149/1.3483497)
- 31. Knechtel, R. Glass frit bonding: An universal technology for wafer level encapsulation and packaging. *Microsyst. Technol.* **2005**, *12*, 63–68. [\[CrossRef\]](https://doi.org/10.1007/s00542-005-0022-x)
- 32. Sun, Z.; Pan, D.; Wei, J.; Wong, C.K. Ceramics Bonding Using Solder Glass Frit. *J. Electron. Mater.* **2004**, *33*, 1516–1523. [\[CrossRef\]](https://doi.org/10.1007/s11664-004-0093-y)
- 33. Knechtel, R.; Wiemer, M.; Frömel, J. Wafer level encapsulation of microsystems using glass frit bonding. *Microsyst. Technol.* **2005**, *12*, 468–472. [\[CrossRef\]](https://doi.org/10.1007/s00542-005-0036-4)
- 34. Sparks, D.; Massoud-Ansari, S.; Najafi, N. Long-term evaluation of hermetically glass frit sealed silicon to Pyrex wafers with feedthroughs. *J. Micromech. Microeng.* **2005**, *15*, 1560–1564. [\[CrossRef\]](https://doi.org/10.1088/0960-1317/15/8/026)
- 35. Dresbach, C.; Krombholz, A.; Ebert, M.; Bagdahn, J. Mechanical properties of glass frit bonded micro packages. *Microsyst. Technol.* **2005**, *12*, 473–480. [\[CrossRef\]](https://doi.org/10.1007/s00542-005-0031-9)
- 36. Wu, G.; Xu, D.; Xiong, B.; Wang, Y.; Wang, Y.; Ma, Y. Wafer-level vacuum packaging for MEMS resonators using glass frit bonding. *J. Microelectromech. Syst.* **2012**, *21*, 1484–1491. [\[CrossRef\]](https://doi.org/10.1109/JMEMS.2012.2211572)
- 37. Yifang, L.; Daner, C.; Liwei, L.; Gaofeng, Z.; Jianyi, Z.; Lingyun, W.; Daoheng, S. Glass frit bonding with controlled width and height using a two-step wet silicon etching procedure. *J. Micromech. Microeng.* **2016**, *26*, 035018. [\[CrossRef\]](https://doi.org/10.1088/0960-1317/26/3/035018)
- 38. Akin, T. CMOS-based Thermal Sensors. In *Advanced Micro & Nanosystems Volume 2: CMOS-MEMS*; Baltes, H., Brand, O., Fedder, G.K., Hierold, C., Kornivk, J., Tabata, O., Eds.; Wiley-VCH: Weinheim, Germany, 2005.
- 39. Aydin, G.D.; Ozer, S. Infrared Detection Technologies in Smart Agriculture: A Review. In Proceedings of the 2023 International Aegean Conference on Electrical Machines and Power Electronics (ACEMP) & 2023 International Conference on Optimization of Electrical and Electronic Equipment (OPTIM), Istanbul, Turkiye, 1–2 September 2023; pp. 1–8. [\[CrossRef\]](https://doi.org/10.1109/ACEMP-OPTIM57845.2023.10287033)
- 40. Cox, J.T. Special Type of Double-Layer Antireflection Coating for Infrared Optical Materials with High Refractive Indices. *J. Opt. Soc. Am.* **1961**, *51*, 1406–1408. [\[CrossRef\]](https://doi.org/10.1364/JOSA.51.001406)
- 41. Motamedi, M.E.; Southwell, W.H.; Gunning, W.J. Antireflection surfaces in silicon using binary optics technology. *Appl. Opt.* **1992**, *31*, 4371–4376. [\[CrossRef\]](https://doi.org/10.1364/AO.31.004371)
- 42. Gaylord, T.K.; Baird, W.E.; Moharam, M.G. Zero-reflectivity high spatial-frequency rectangular-groove dielectric surface-relief gratings. *Appl. Opt.* **1986**, *25*, 4562–4567. [\[CrossRef\]](https://doi.org/10.1364/AO.25.004562)
- 43. Cox, J.T.; Hass, G. Antireflection Coatings for Germanium and Silicon in the Infrared*. *J. Opt. Soc. Am.* **1958**, *48*, 677–678. [\[CrossRef\]](https://doi.org/10.1364/JOSA.48.000677)
- 44. Cetin, R.; Akin, T. Numerical and Experimental Investigation into LWIR Transmission Performance of Complementary Silicon Subwavelength Antireflection Grating (SWARG) Structures. *Sci. Rep.* **2019**, *9*, 4683. [\[CrossRef\]](https://doi.org/10.1038/s41598-019-41107-2) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/30886185)
- 45. *MIL-STD-883E*; Test Methods and Procedures for Microelectronics. Department of Defense: Washington, DC, USA, 2018.
- 46. *MIL-STD-810*; Test Method Standard for Environmental Engineering Considerations and Laboratory Tests. Department of Defense: Washington, DC, USA, 2019.
- 47. Shie, J.-S.; Chou, B.C.S.; Chen, Y.-M. High Performance Pirani Vacuum Gauge. *J. Vac. Sci. Technol. A* **1995**, *13*, 2972–2979. [\[CrossRef\]](https://doi.org/10.1116/1.579623)
- 48. Stark, B.H.; Mei, Y.; Zhang, C.; Najafi, K. A doubly anchored surface micromachined Pirani gauge for vacuum package characterization. In Proceedings of the Sixteenth Annual International Conference on Micro Electro Mechanical Systems, Kyoto, Japan, 23 January 2003; MEMS-03 Kyoto. IEEE: Kyoto, Japan, 2003; pp. 506–509. [\[CrossRef\]](https://doi.org/10.1109/MEMSYS.2003.1189797)
- 49. Chae, J.; Stark, B.; Najafi, K. A micromachined Pirani gauge with dual heat sinks. *IEEE Trans. Adv. Packag.* **2005**, *28*, 619–625. [\[CrossRef\]](https://doi.org/10.1109/tadvp.2005.858316)
- 50. Mastrangelo, C.; Muller, R. Microfabricated thermal absolute-pressure sensor with on-chip digital front-end processor. *IEEE J. Solid-State Circuits* **1991**, *26*, 1998–2007. [\[CrossRef\]](https://doi.org/10.1109/4.104194)
- 51. Stark, B.H.; Chae, J.; Kuo, A.; Oliver, A.; Najafi, K. A high-performance surface-micromachined Pirani gauge in SUMMIT V/spl trade/. In Proceedings of the 18th IEEE International Conference on Micro Electro Mechanical Systems, Miami Beach, FL, USA, 30 January–3 February 2005; MEMS 2005. pp. 295–298. [\[CrossRef\]](https://doi.org/10.1109/MEMSYS.2005.1453925)
- 52. Mitchell, J.; Lahiji, G.R.; Najafi, K. An improved performance poly Si pirani vacuum gauge using heat distributing structural supports. In Proceedings of the 18th IEEE International Conference on Micro Electro Mechanical Systems, Miami Beach, FL, USA, 30 January–3 February 2005; pp. 291–294. [\[CrossRef\]](https://doi.org/10.1109/MEMSYS.2005.1453924)
- 53. Topalli, E.S.; Topalli, K.; Alper, S.E.; Serin, T.; Akin, T. Pirani Vacuum Gauges Using Silicon-on-Glass and Dissolved-Wafer Processes for the Characterization of MEMS Vacuum Packaging. *IEEE Sens. J.* **2009**, *9*, 263–270. [\[CrossRef\]](https://doi.org/10.1109/JSEN.2008.2012200)

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.