Hardware implementation of a-high-speed optical link

Download
075974.pdf
1998
Yıldırım, Rifat Tolga
Show full item record
60
views
0
downloads
https://hdl.handle.net/11511/2069
Graduate School of Natural and Applied Sciences, Thesis

Suggestions

Hardware implementation of inverse transform & quantization and deblocking filter for low power H.264 decoder
Önsay, Önder; Akar, Gözde; Department of Electrical and Electronics Engineering (2009)
Mobile devices such as PDAs and cellular phones became indispensible part of business and entertainment world. There are a number of applications run on these devices and they tend to increase day by day causing devices tend to consume more battery power. H.264/AVC is an emerging video compression standard that is likely to be used widely in multimedia environments. As a mobile application, video compression algorithm of H.264 standard has a complex structure that increase the power demand of realizing hard...
Hardware implementation of an active feature tracker for surveillance applications
Solmaz, Berkan; Akar, Gözde; Department of Electrical and Electronics Engineering (2008)
The integration of image sensors and high performance processors into embedded systems enabled the development of intelligent vision systems. In this thesis, we developed an active autonomous system to be used for surveillance applications. The proposed system detects a single moving object in the field of view automatically and tracks it in a wide area by controlling the pan-tilt-zoom features of the camera. The system can also go to an alarm state to warn the user. The processing unit of the system is a T...
Hardware implementations of neural networks and the Random Neural Network Chip (RNNC)
Aybay, I; Cerkez, C; Halıcı, Uğur; Badaroglu, M (1998-01-01)
In this study, the basic properties of a number of important Neuro-chips, boards, and computers that have been physically produced shall be presented. Then, a digital MOS chip called RNNC, based on the random neural network model, shall be briefly discussed. The RNNC architecture is cascadable. The synapses of internal neurons within me chip are programmable. The RNNC circuit is implemented using the 0.7 mu m CMOS process.
Device application of AgGa0.5In0.5Se2 thin films deposited by thermal sequential stacked layer method
COŞKUN, EMRE; Gullu, H. H.; Parlak, Mehmet (IOP Publishing, 2014-12-01)
An In/n-AgGa0.5In0.5Se2/p-Si/Al heterostructure was produced by thermal sequential stacked layer deposition method and the device characteristics were investigated. The compositional analysis showed that the depositions of the intended stoichiometric composition of AgGa0.5In0.5Se2 structure were obtainable by controlling and providing the necessary deposition conditions during the deposition processes. By means of the room temperature Hall effect and transmission measurements, the carrier concentration and ...
Performance evaluation of linear tube solar receiver as stratified flow vapor generator/separator for absorption machines using nh3/lino3
Çelik, Sıtkı Berat; Tarı, İlker; Neumann, Antonio Lecuona; Department of Mechanical Engineering (2020-9)
A parabolic trough solar collector acting as a desorber (vapor separator) has been recently suggested (Lecuona-Neumann, Rosner, & Ventas-Garzón, 2016) and (Famiglietti et al. 2018). The desorber significantly reduced the complexity and cost of a solar driven absorption heat pump. However, it introduced an innovative flow layout, which is a two-phase, boiling, gravity driven and stratified counter flow. The comprehension of its capabilities is necessary in order to unveil its potential. In the current wor...
Citation Formats
R. T. Yıldırım, “Hardware implementation of a-high-speed optical link,” Middle East Technical University, 1998.
METU IIS - Integrated Information Service open@metu.edu.tr