Low-power design of a 64-tap, 4-bit Digital Matched Filter using Systolic Array architecture and CVSL circuit techniques in CMOS

Date

1998-11-04

Author

Yalcin, T
Ismailoglu, N

Metadata

Show full item record

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

Item Usage Stats

50
views

0
downloads

A 4-bit 64-chip Pseudo Noise (PN) coded Digital Matched Filter (DMF) is designed in 0.7um CMOS technology using Systolic Array (SA) architecture. Full-custom and full-static Cascode Voltage Switch Logic (CVSL) circuit techniques have been employed in the implementation of the basic building blocks (systoles) of the SA DMF. Significant reduction in number of transistors and power consumption have been achieved. The resultant IC is to be used at the receiver side of a wireless Direct Sequence Spread Spectrum (DSSS) communication system.

URI

https://hdl.handle.net/11511/64919

Collections

Unclassified, Conference / Seminar

Suggestions

OpenMETU
Core

Low-cost uncooled infrared detector arrays in standard CMOS Eminoglu, S; Tanrikulu, MY; Akın, Tayfun (2003-04-25) This paper reports the development of a low-cost 128 x 128 uncooled infrared focal plane array (FPA) based on suspended and thermally isolated CMOS p(+)-active/n-well diodes. The FPA is fabricated using a standard 0.35 mum CMOS process followed by simple post-CMOS bulk micromachining that does not require any critical lithography or complicated deposition steps; and therefore, the cost of the uncooled FPA is almost equal to the cost of the CMOS chip. The post-CMOS fabrication steps include an RIE etching to...
Low-cost microbolometer infrared detectors utilizing CMOS resistive layers Öztürk, Hande; Akın, Tayfun; Department of Electrical and Electronics Engineering (2017) This thesis presents the efforts to develop low-cost microbolometer type uncooled infrared detector architectures that utilize standard CMOS layers and components. Various resistance structures of different CMOS technologies are investigated and possible resistors are determined as the active material. In order to figure out potential microbolometer structure, all possible layers in the CMOS technologies are analyzed in terms of mechanical and thermal parameters. Mathematical modeling and computer simulatio...
High-performance readout circuit for resonator-based MEMS accelerometer using digital control loop Ali, Muhammad; Akın, Tayfun; Department of Electrical and Electronics Engineering (2022-11) This study proposes a new digital control loop-based compact readout circuit for a resonant MEMS accelerometer providing high performance with reduced temperature and power supply dependence while utilizing low processing power. The readout circuit utilizes a charge-sensing pre-amplifier stage that converts the small motional current to readable voltage, which is then converted to the digital domain using a 16-bit ADC to perform the amplitude and frequency extraction in the digital domain. A Proportional In...
MODELING OF A CAPACITIVE Sigma-Delta MEMS ACCELEROMETER SYSTEM INCLUDING THE NOISE COMPONENTS AND VERIFICATION WITH TEST RESULTS Boga, Biter; Ocak, Ilker Ender; Külah, Haluk; Akın, Tayfun (2009-01-29) This paper presents a detailed SIMULINK model for a conventional capacitive Sigma-Delta accelerometer system consisting of a MEMS accelerometer, closed-loop readout electronics, and signal processing units (e. g. decimation filters). By using this model, it is possible to estimate the performance of the full system, including the effect of individual noise components, operation range, scale factor, etc. The model has been verified through test results using a lateral accelerometer, full-custom designed 2nd-...
Low-cost uncooled infrared detectors in CMOS process Eminoglu, S; Tezcan, DS; Tanrikulu, MY; Akın, Tayfun (Elsevier BV, 2003-12-01) This paper reports the implementation and comparison of two low-cost uncooled infrared microbolometer detectors that car be implemented using standard n-well CMOS processes. One type is based on a suspended n-well resistor, which is implemented in a 0.8 mum CMOS process and has a pixel size of 80 mum x 80 mum with a fill factor of 13%; and the other type is based on a suspended p(+)-active/n-well diode, which is implemented in a 0.35 mum CMOS process and has a pixel size of 40 mum x 40 mum with a fill facto...

Citation Formats

T. Yalcin and N. Ismailoglu, “Low-power design of a 64-tap, 4-bit Digital Matched Filter using Systolic Array architecture and CVSL circuit techniques in CMOS,” 1998, p. 1066, Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/64919.