Show/Hide Menu
Hide/Show Apps
Logout
Türkçe
Türkçe
Search
Search
Login
Login
OpenMETU
OpenMETU
About
About
Open Science Policy
Open Science Policy
Open Access Guideline
Open Access Guideline
Postgraduate Thesis Guideline
Postgraduate Thesis Guideline
Communities & Collections
Communities & Collections
Help
Help
Frequently Asked Questions
Frequently Asked Questions
Guides
Guides
Thesis submission
Thesis submission
MS without thesis term project submission
MS without thesis term project submission
Publication submission with DOI
Publication submission with DOI
Publication submission
Publication submission
Supporting Information
Supporting Information
General Information
General Information
Copyright, Embargo and License
Copyright, Embargo and License
Contact us
Contact us
Low Cost High Throughput Affine Transformation Engine Using FPGA
Date
2016-12-03
Author
Aktukmak, Mehmet
Eroglu, Mehmet Sinan
Metadata
Show full item record
This work is licensed under a
Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License
.
Item Usage Stats
60
views
0
downloads
Cite This
Geometric transformation is widely used in image processing applications especially in the ones in which image registration is required. Electronic image stabilization, super-resolution, sensor fusion can be given as featured example applications requiring a qualitative registration. Affine transformation is a kind of geometric transformation providing sufficient solution for video streams since it covers necessary transformations such as rotation, scaling, shearing, and translation. However this transformation requires enormous matrix operations like matrix multiplications and additions which makes real time hardware implementation a challenging task. In this paper, the methodology of a fully pipelined architecture design by using FPGA is explained to meet the real time requirements of affine transformation for high resolution video streams. A fully pipelined tile based engine was created in order to perform transformation by aiming maximizing throughput. The design was implemented on Altera's Stratix V FPGA as a real-time system that has the capability of processing full HD video streams.
URI
https://hdl.handle.net/11511/65626
Collections
Department of Electrical and Electronics Engineering, Conference / Seminar
Suggestions
OpenMETU
Core
High dynamic range imaging pipeline on the GPU
Akyüz, Ahmet Oğuz (2015-06-01)
Use of high dynamic range (HDR) images and video in image processing and computer graphics applications is rapidly gaining popularity. However, creating and displaying high resolution HDR content on CPUs is a time consuming task. Although some previous work focused on real-time tone mapping, implementation of a full HDR imaging (HDRI) pipeline on the GPU has not been detailed. In this article we aim to fill this gap by providing a detailed description of how the HDRI pipeline, from HDR image assembly to ton...
Implement of three segmentation algorithms for CT images of torso
Öz, Sinan; Serinağaoğlu Doğrusöz, Yeşim; Department of Electrical and Electronics Engineering (2011)
Many practical applications in the field of medical image processing require valid and reliable segmentation of images. In this dissertation, we propose three different semi-automatic segmentation frameworks for 2D-upper torso medical images to construct 3D geometric model of the torso structures. In the first framework, an extended version of the Otsu’s method for three level thresholding and a recursive connected component algorithm are combined. The segmentation process is accomplished by first using Ext...
Performance improvement of a 3d reconstruction algorithm using single camera images
Kılıç, Varlık; Platin, Bülent Emre; Department of Mechanical Engineering (2005)
In this study, it is aimed to improve a set of image processing techniques used in a previously developed method for reconstructing 3D parameters of a secondary passive target using single camera images. This 3D reconstruction method was developed and implemented on a setup consisting of a digital camera, a computer, and a positioning unit. Some automatic target recognition techniques were also included in the method. The passive secondary target used is a circle with two internal spots. In order to achieve...
Fine-Grained Object Recognition and Zero-Shot Learning in Remote Sensing Imagery
Sumbul, Gencer; Cinbiş, Ramazan Gökberk; Aksoy, Selim (2018-02-01)
Fine-grained object recognition that aims to identify the type of an object among a large number of subcategories is an emerging application with the increasing resolution that exposes new details in image data. Traditional fully supervised algorithms fail to handle this problem where there is low betweenclass variance and high within-class variance for the classes of interest with small sample sizes. We study an even more extreme scenario named zero-shot learning (ZSL) in which no training example exists f...
Low--‐cost uncooled infrared imaging sensor using mems and a modified standard cmos process
Gülden, Mehmet Ali; Akın, Tayfun; Eminoğlu, Selim; Department of Electrical and Electronics Engineering (2013)
The thesis presents a monolithically integrated low-‐cost uncooled infrared imaging sensor using a MEMS process and a modified standard CMOS process. The designed sensor has an image format of 160×120 with a pixel pitch of 40 μm. The sensor is implemented with microbolometers that sense the infrared radiation in the 8-‐12 μm spectral band, where the sensing elements in each pixel are formed with CMOS diodes to sense the temperature variation in the pixel by monitoring the change in the forward bias voltag...
Citation Formats
IEEE
ACM
APA
CHICAGO
MLA
BibTeX
M. Aktukmak and M. S. Eroglu, “Low Cost High Throughput Affine Transformation Engine Using FPGA,” 2016, p. 156, Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/65626.