A compact cryptographic processor for IPSec applications

Kavun, Elif Bilge
A compact cryptographic processor with custom integrated cryptographic coprocessors is designed and implemented. The processor is mainly aimed for IPSec applications, which require intense processing power for cryptographic operations. In the present design, this processing power is achieved via the custom cryptographic coprocessors. These are an AES engine, a SHA-1 engine and a Montgomery modular multiplier, which are connected to the main processor core through a generic flexible interface. The processor core is fully compatible with Zylin Processor Unit (ZPU) instruction set, allowing the use of ZPU toolchain. A minimum set of required instructions is implemented in hardware, while the rest of the instructions are emulated in software. The functionality of the cryptographic processor and its suitability for IPSec applications are demonstrated through implementation of sample IPSec protocols in C-code, which is compiled into machine code and run on the processor. The resultant processor, together with the sample codes, presents a pilot platform for the demonstration of hardware/software co-design and performance evaluation of IPSec protocols and components.


GOKMEN, A; YALCIN, S (1992-01-01)
A versatile interface card for Apple IIe computer and various peripheral devices are designed to control instruments which generates transient signals like in graphite furnace atomic spectrometer. The interface card consists of a multiplexed analog-to-digital converter, a digital-to-analog converter, and a timer/counter chip. The timer/counter chip with 16 built-in registers can be programmed in many modes which provides a time base for real-time measurements. A stepper motor runs under the control of ti...
A simulation tool for mc6811
Sarıkan (Tuncer), Nazlı; Güran, Hasan; Department of Electrical and Electronics Engineering (2004)
The aim of this thesis study is to develop a simulator for an 8-bit microcontroller and the written document of this thesis study analyses the process of devoloping a software for simulating an 8 bit microcontroller, MC68HC11. In this simulator study a file processing including the parsing of the assembler code and the compilation of the parsed instructions is studied. Also all the instruction execution process containing the cycle and instruction execution and the interrupt routine execution is observed th...
An image encryption algorithm robust to post-encryption bitrate conversion
Akdağ, Sadık Bahaettin; Candan, Çağatay; Department of Electrical and Electronics Engineering (2006)
In this study, a new method is proposed to protect JPEG still images through encryption by employing integer-to-integer transforms and frequency domain scrambling in DCT channels. Different from existing methods in the literature, the encrypted image can be further compressed, i.e. transcoded, after the encryption. The method provides selective encryption/security level with the adjustment of its parameters. The encryption method is tested with various images and compared with the methods in the literature ...
An asynchronous system design and implementation of an FPGA
Ayyıldız, Nizam; Güran, Hasan; Department of Electrical and Electronics Engineering (2006)
Field Programmable Gate Arrays (FPGAs) are widely used in prototyping digital circuits. However commercial FPGAs are not very suitable for asynchronous design. Both the architecture of the FPGAs and the synthesis tools are mostly tailored to synchronous design. Therefore potential advantages of the asynchronous circuits could not be observed when they are implemented on commercial FPGAs. This is shown by designing an asynchronous arithmetic logic unit (ALU), implemented in the style of micropipelines, on th...
A Cascadable Random Neural Network Chip with Reconfigurable Topology
Badaroglu, Mustafa; Halıcı, Uğur; Aybay, Isik; Cerkez, Cuneyt (Oxford University Press (OUP), 2010-03-01)
A digital integrated circuit (IC) is realized using the random neural network (RNN) model introduced by Gelenbe. The RNN IC employs both configurable routing and random signaling. In this paper we present the networking/routing aspects as well as the performance results of an RNN network implemented by the RNN IC. In the RNN model, each neuron accumulates arriving signals and can fire if its potential at a given instant of time is strictly positive. Firing occurs at random, the intervals between successive ...
Citation Formats
E. B. Kavun, “A compact cryptographic processor for IPSec applications,” M.S. - Master of Science, Middle East Technical University, 2010.