A compact cryptographic processor for IPSec applications

Date

2010

Author

Kavun, Elif Bilge

Metadata

Show full item record

Item Usage Stats

13
views

11
downloads

Cite This

A compact cryptographic processor with custom integrated cryptographic coprocessors is designed and implemented. The processor is mainly aimed for IPSec applications, which require intense processing power for cryptographic operations. In the present design, this processing power is achieved via the custom cryptographic coprocessors. These are an AES engine, a SHA-1 engine and a Montgomery modular multiplier, which are connected to the main processor core through a generic flexible interface. The processor core is fully compatible with Zylin Processor Unit (ZPU) instruction set, allowing the use of ZPU toolchain. A minimum set of required instructions is implemented in hardware, while the rest of the instructions are emulated in software. The functionality of the cryptographic processor and its suitability for IPSec applications are demonstrated through implementation of sample IPSec protocols in C-code, which is compiled into machine code and run on the processor. The resultant processor, together with the sample codes, presents a pilot platform for the demonstration of hardware/software co-design and performance evaluation of IPSec protocols and components.

Subject Keywords

Electronic computers., Computer science.

URI

http://etd.lib.metu.edu.tr/upload/12612439/index.pdf
https://hdl.handle.net/11511/19966

Collections

Graduate School of Applied Mathematics, Thesis