Show/Hide Menu
Hide/Show Apps
Logout
Türkçe
Türkçe
Search
Search
Login
Login
OpenMETU
OpenMETU
About
About
Open Science Policy
Open Science Policy
Open Access Guideline
Open Access Guideline
Postgraduate Thesis Guideline
Postgraduate Thesis Guideline
Communities & Collections
Communities & Collections
Help
Help
Frequently Asked Questions
Frequently Asked Questions
Guides
Guides
Thesis submission
Thesis submission
MS without thesis term project submission
MS without thesis term project submission
Publication submission with DOI
Publication submission with DOI
Publication submission
Publication submission
Supporting Information
Supporting Information
General Information
General Information
Copyright, Embargo and License
Copyright, Embargo and License
Contact us
Contact us
A compact cryptographic processor for IPSec applications
Download
index.pdf
Date
2010
Author
Kavun, Elif Bilge
Metadata
Show full item record
Item Usage Stats
225
views
107
downloads
Cite This
A compact cryptographic processor with custom integrated cryptographic coprocessors is designed and implemented. The processor is mainly aimed for IPSec applications, which require intense processing power for cryptographic operations. In the present design, this processing power is achieved via the custom cryptographic coprocessors. These are an AES engine, a SHA-1 engine and a Montgomery modular multiplier, which are connected to the main processor core through a generic flexible interface. The processor core is fully compatible with Zylin Processor Unit (ZPU) instruction set, allowing the use of ZPU toolchain. A minimum set of required instructions is implemented in hardware, while the rest of the instructions are emulated in software. The functionality of the cryptographic processor and its suitability for IPSec applications are demonstrated through implementation of sample IPSec protocols in C-code, which is compiled into machine code and run on the processor. The resultant processor, together with the sample codes, presents a pilot platform for the demonstration of hardware/software co-design and performance evaluation of IPSec protocols and components.
Subject Keywords
Electronic computers.
,
Computer science.
URI
http://etd.lib.metu.edu.tr/upload/12612439/index.pdf
https://hdl.handle.net/11511/19966
Collections
Graduate School of Applied Mathematics, Thesis
Suggestions
OpenMETU
Core
A measurement framework for component oriented software systems
Salman, Nael; Doğru, Ali Hikmet; Department of Computer Engineering (2006)
A measurement framework is presented for component oriented (CO) software systems. Fundamental concepts in component orientation are defined. The factors that influence CO systems’ structural complexity are identified. Metrics quantifying and characterizing these factors are defined. A set of properties that a CO complexity metric must satisfy are defined. Metrics are evaluated first using the set of properties defined in this thesis and also using the set of properties defined by Tian and Zelkowitz in [84]...
An automated tool for information security management system
Erkan, Ahmet; Arifoğlu, Ali; Department of Information Systems (2006)
This thesis focuses on automation of processes of Information Security Management System. In accordance with two International Standards, ISO/IEC 27001:2005 and ISO/IEC 17799:2005, to automate the activities required for a documented ISMS as much as possible helps organizations. Some of the well known tools in this scope are analyzed and a comparative study on them including “InfoSec Toolkit”, which is developed for this purpose in the thesis scope, is given. “InfoSec Toolkit” is based on ISO/IEC 27001:2005...
An image encryption algorithm robust to post-encryption bitrate conversion
Akdağ, Sadık Bahaettin; Candan, Çağatay; Department of Electrical and Electronics Engineering (2006)
In this study, a new method is proposed to protect JPEG still images through encryption by employing integer-to-integer transforms and frequency domain scrambling in DCT channels. Different from existing methods in the literature, the encrypted image can be further compressed, i.e. transcoded, after the encryption. The method provides selective encryption/security level with the adjustment of its parameters. The encryption method is tested with various images and compared with the methods in the literature ...
A Cascadable Random Neural Network Chip with Reconfigurable Topology
Badaroglu, Mustafa; Halıcı, Uğur; Aybay, Isik; Cerkez, Cuneyt (Oxford University Press (OUP), 2010-03-01)
A digital integrated circuit (IC) is realized using the random neural network (RNN) model introduced by Gelenbe. The RNN IC employs both configurable routing and random signaling. In this paper we present the networking/routing aspects as well as the performance results of an RNN network implemented by the RNN IC. In the RNN model, each neuron accumulates arriving signals and can fire if its potential at a given instant of time is strictly positive. Firing occurs at random, the intervals between successive ...
A VERSATILE MICROCOMPUTER INTERFACE AND PERIPHERAL DEVICES - AN APPLICATION IN DEUTERIUM LAMP BACKGROUND CORRECTION GRAPHITE-FURNACE ATOMIC-ABSORPTION SPECTROMETRY
GOKMEN, A; YALCIN, S (1992-01-01)
A versatile interface card for Apple IIe computer and various peripheral devices are designed to control instruments which generates transient signals like in graphite furnace atomic spectrometer. The interface card consists of a multiplexed analog-to-digital converter, a digital-to-analog converter, and a timer/counter chip. The timer/counter chip with 16 built-in registers can be programmed in many modes which provides a time base for real-time measurements. A stepper motor runs under the control of ti...
Citation Formats
IEEE
ACM
APA
CHICAGO
MLA
BibTeX
E. B. Kavun, “A compact cryptographic processor for IPSec applications,” M.S. - Master of Science, Middle East Technical University, 2010.
