Multi-DSP and -FPGA-Based Fully Digital Control System for Cascaded Multilevel Converters Used in FACTS Applications

Date

2012-08-01

Author

Atalik, Tevhid
Deniz, Mustafa
Koc, Erkan
Gercek, Cem Ozgur
Gultekin, Burhan
Ermiş, Muammer
ÇADIRCI, IŞIK

Metadata

Show full item record

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

Item Usage Stats

251
views

0
downloads

In this paper, a fully digital controller based on multiple digital signal processor (DSP) and field-programmable gate array (FPGA) boards has been proposed for parallel-operated cascaded multilevel converters (CMC) used in flexible AC transmission system (FACTS) applications. The proposed system is composed of a DSP-based master controller in combination with a multiple number of slave DSP boards, FPGA boards, microcontrollers, a programmable logic controller (PLC), an industrial computer, and their peripherals in interaction. Inter-communication of these digital controllers is achieved mainly through fiber-optic links, via synchronous serial data link wherever a high-speed, full duplex communication is needed, and via asynchronous serial communication interface wherever relatively slow communication speed is required. The proposed fully-digital control system has been implemented on a sample 11-level CMC-based 154-kV, +/-50-MVAr transmission type static synchronous compensator (T-STATCOM). Field test results have shown that the proposed fully digital control system provides good transient response and steady-state characteristics for the oveall system including protection and monitoring functions.

Subject Keywords

Cascaded Multilevel Converter (CMC), Digital controller, Digital Signal Processor (DSP), Field-Programmable Gate Array (FPGA), Transmission Type Static Synchronous Compensator (T-STATCOM)

URI

https://hdl.handle.net/11511/31116

Journal

IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS

DOI

https://doi.org/10.1109/tii.2012.2194160

Collections

Graduate School of Natural and Applied Sciences, Article

Suggestions

OpenMETU
Core

Thermal imaging based on mechanical vibrations Yılmaz, Şener; Azgın, Kıvanç; Department of Mechanical Engineering (2022-8-19) The thesis proposes a digital, resonance readout method based on a lock-in based digital phase locked loop (DPLL) mechanism, which is designed, simulated, implemented and tested using a Xilinx made Field Programmable Gate Array (FPGA). Implementation is performed using a hardware descriptive language (VHDL) on low level. Certain digital signal processing algorithms such as lock-in detection, DPLL, DDS and CORDIC are implemented, simulated and tested. Moreover, the design is shown to be capable of resonating...
Digital control of universal telecommunication power supplies using dual 8-bit microcontrollers Kutluay, K; Cadirci, I; Yafavi, A; Cadirci, Y (2002-10-18) Design and implementation of a digital controller for universal telecommunication power supply modules are presented. The paper emphasises on converter control strategy, and its implementation by means of parallel operated, dual 8-bit microcontrollers. One of the microcontrollers is employed for user interface purposes, such as long term records, display and alarm facilities, which are inherently slow processes. The fast processing speed required by output voltage setting, current limit, and load current sh...
Elimination of Coupling Transformer Core Saturation in Cascaded Multilevel Converter-Based T-STATCOM Systems Gercek, Cem Ozgur; Ermiş, Muammer (2014-12-01) This paper deals with coupling transformer core saturation problem in cascaded multilevel converter (CMC) based transmission-type static synchronous compensator (T-STATCOM) systems. The effects of nonlinear characteristics of the coupling transformer and CMCs on the core saturation phenomenon are investigated, and the associated mechanisms are described. In order to prevent the transformer core from being saturated, dc current components in the coupling transformer secondary lines are eliminated by modulati...
FPGA implementation of field oriented control forpermanent magnet synchronous motor Irmak, Gizem; Saranlı, Afşar; Department of Electrical and Electronics Engineering (2019) The thesis study focuses on the fully operational FPGA implementation for the current/torque control of a Permanent Magnet Synchronous Motor. 3-phase synchronous motors with permanent magnets can be categorized into two categories as Permanent Magnet Synchronous Motor (PMSM) and Brushless Direct Current (BLDC) motor. The main difference between PMSM and BLDC is the shape of the induced back-EMF voltage. While BLDC motors have trapezoidal shaped back-EMF, PMSMs have a sinusoidal back-EMF. In order to take ad...
VSC BASED D-STATCOM WITH SELECTIVE HARMONIC ELIMINATION Cetin, A.; Ermiş, Muammer (2007-09-27) This paper describes the design, implementation and performance of a medium-size distribution type static synchronous compensator (D-STATCOM) with the simplest 2-level, 3-leg VSC topology. Reactive power control is achieved by phase-shift-angle control, and voltage source converter (VSC) harmonics arc eliminated by selective harmonic elimination method (SHEM) technique. VSC has been designed at the highest low-voltage level of 1 kV, and connected to medium-voltage (MV) bus through a low-pass input filter an...

Citation Formats

T. Atalik et al., “Multi-DSP and -FPGA-Based Fully Digital Control System for Cascaded Multilevel Converters Used in FACTS Applications,” IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, pp. 511–527, 2012, Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/31116.