Modelling a 7-Level Asymmetrical H-Bridge Multilevel Inverter with PS-SPWM Control

Date

2011-09-10

Author

KABALCI, ERSAN
ÇOLAK, İlhami
BAYINDIR, RAMAZAN
Pavlitov, Constantin

Metadata

Show full item record

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

Item Usage Stats

66
views

0
downloads

Although the multilevel inverter topologics are comprehensively studied in power conversion issues, novel topologies are still being sought in order to decrease required semiconductors for same output levels that are currently obtained with classical multilevel topologies. Several studies have been reported in the literature on multilevel inverter topologies and control techniques. However, the cascaded multilevel inverter topology is one of the most widely studied topology to increase the output levels, asymmetrical topology in cascaded multilevel allow to increase output level with less switches. This paper presents a solution to improve efficiency of a cascaded multilevel inverter by converting it to an asymmetrical topology and proposing a control scheme to increase output voltage levels. The proposed 24-channel phase shifted sinusoidal pulse width modulation (PS-SPWM) circuit generates switching orders to be applied to the asymmetrical H-bridge cells. The designed voltage source inverter (VSI) is supplied with DC sources at V divided by 2V ratio to generate 7-level phase voltages at the output. The multilevel inverter is commutated at 2.5 kHz and 5 kHz switching frequencies and total harmonic distortion (THD) ratios are analysed. While the line voltage THD and line current THD ratios are measured as 42.98% and 1.29% respectively at 2.5 kHz switching frequency (f(sw)), they are decreased to 14.49% and 0.29% by increasing f(sw) to 5 kHz. Due to harmonics are appear as side-bands around f(sw) and its multiples in the PS-SPWM, the decrement on THD ratios can be obtained by increasing the f(sw) to an adequate limit without requiring any filter.

Subject Keywords

Multilevel Inverter, Phase Shifted Sinusoidal Pulse, Width Modulation (PS-SPWM), Harmonics Elimination

URI

https://hdl.handle.net/11511/67550

Conference Name

International Aegean Conference on Electrical Machines and Power Electronics / Electromotion Joint Conference

Collections

Unclassified, Conference / Seminar

Suggestions

OpenMETU
Core

Modeling and Control of Multilevel Three - Phase PWM Current Source Inverter Guedouani, R.; Fiala, B.; Berkouk, E. M.; Boucherit, M. S. (2011-09-10) The new three-phase 5-level current-source inverter (CSI) proposed in this paper was developed by connecting two classical current source inverters (CSIs) in cascade. This structure lend an output current harmonics minimization and without the use of high-frequency modulation. The output current waveform of the five-level CSI is composed of intermediary current levels, which are typically obtained from inductors current sources. The operational principle of this structure was analyzed. And to reduce the out...
A Detailed Power Loss Analysis of Modular Multilevel Converter Erturk, Feyzullah; Hava, Ahmet Masum (2015-03-19) This paper thoroughly examines the semiconductor power loss characteristics of modular multilevel converters (MMC). Power loss behavior is examined under different pulse width modulation (PWM) methods and operating conditions. The effects of stored energy level, circulating current control utilization, power factor and submodule voltage balancing method on power loss are studied. Furthermore, unbalanced power losses and specific semiconductor stresses within a submodule are visualized by investigating the l...
Cascaded Multilevel Inverters Fault Control Farzaneh, Alireza; Nazarzadeh, Jalal (2011-09-10) This paper proposes a new control method to increase cascaded multilevel inverters (CMI) efficiency at faulty condition. The influence of most probability fault on CMI with carrier based pulse width modulation (CBPWM) is investigated and the maximum output voltage is derived without elimination of faulty power cell. This method is able to produce balanced phase voltage on faulty phase. In addition proposed method can be used in the H -bridge cascaded multilevel inverter of any voltage levels. Simulation res...
A new DC voltage balancing method for cascaded multilevel inverter based statcom Deniz, Mustafa; Gultekin, Burhan; Gercek, Cem Oezguer; Atalik, Tevhid; Cadirci, Isik; Ermis, Mummer (2007-09-12) It has been mentioned in the literature that, among the multilevel inverter topologies used for STATCOM applications, the cascaded multilevel topology is the most advantageous and economical one. On the other hand, the main problem of this topology comes out to be the difficulty of sustaining the DC capacitors' mean voltages. This issue is very important for obtaining an output voltage with low THD and having equal device stresses. In this work, a new DC voltage balancing method (Selective-Swapping Algorith...
A novel two-parameter modulation and neutral point potential control method for the three-level neutral point clamped inverter Uestuentepe, Buelent; Hava, Ahmet Masum (2007-05-05) In this work, the Neutral Point Potential (NPP) drift/fluctuation of the three-level Neutral Point Clamped (NPC) inverter is analyzed and a novel control algorithm, the two-parameter PWM method is proposed to confine the NPP variation to a very small range. The two-parameter PWM method provides superior NPP control performance even with small DC bus capacitors. The method is based on PWM pulse pattern modification and requires no additional hardware. Detailed analytical models of the neutral point current a...

Citation Formats

E. KABALCI, İ. ÇOLAK, R. BAYINDIR, and C. Pavlitov, “Modelling a 7-Level Asymmetrical H-Bridge Multilevel Inverter with PS-SPWM Control,” Istanbul, TURKEY, 2011, p. 578, Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/67550.