Show/Hide Menu
Hide/Show Apps
Logout
Türkçe
Türkçe
Search
Search
Login
Login
OpenMETU
OpenMETU
About
About
Open Science Policy
Open Science Policy
Communities & Collections
Communities & Collections
Help
Help
Frequently Asked Questions
Frequently Asked Questions
Guides
Guides
Thesis submission
Thesis submission
MS without thesis term project submission
MS without thesis term project submission
Publication submission with DOI
Publication submission with DOI
Publication submission
Publication submission
Supporting Information
Supporting Information
General Information
General Information
Copyright, Embargo and License
Copyright, Embargo and License
Contact us
Contact us
Design and implementation of a parallel computing system using MIL-STD-1553
Download
119389.pdf
Date
2002
Author
Codur, Kemal Burak
Metadata
Show full item record
Item Usage Stats
188
views
0
downloads
Cite This
In this thesis a parallel computing system using MIL-STD-1553 data bus interconnection network which is a military standard developed for aircraft applications and has some unique features that differs from commercial network standards is designed and implemented. The system is developed to satisfy the properties of the network and proposes a framework for design, coding and execution of parallel programs. Moreover it provides a user interface that issimilar to the interfaces of popular Message Passing Systems so that it can be easily used by parallel application programmers. The parallel computing system has been tested with a cryptography application which is data intensive and numerical integration applications which need small amount of data transfers. The results showed that the system performance is poor for data intensive applications while there is a significant speed up in numerical integration applications.
Subject Keywords
Parallel computing
,
MIL-STD-1553
,
Message passing system
URI
https://hdl.handle.net/11511/12660
Collections
Graduate School of Natural and Applied Sciences, Thesis
Suggestions
OpenMETU
Core
Implementation and Evaluation of Age-Aware Downlink Scheduling Policies in Push-Based and Pull-Based Communication
Oğuz, Tahir Kerem; Ceran Arslan, Elif Tuğçe; Uysal, Elif; Girici, Tolga (2022-5-01)
As communication systems evolve to better cater to the needs of machine-type applications such as remote monitoring and networked control, advanced perspectives are required for the design of link layer protocols. The age of information (AoI) metric has firmly taken its place in the literature as a metric and tool to measure and control the data freshness demands of various applications. AoI measures the timeliness of transferred information from the point of view of the destination. In this study, we exper...
HyFI: Hybrid Flow Initiation in Software Defined Networks
Soltani, Ahmad; Bazlamaçcı, Cüneyt Fehmi (2014-04-03)
Software defined networking (SDN) provides techniques to facilitate the management of computer networks in a centralized and integrated architecture by separating the control plane from the data plane in packet forwarding devices and middleboxes. By creating this abstraction layer, SDN allows control of network middleboxes remotely from a controller point, which is either connected directly (out-of-band control using dedicated links) or indirectly (in-band control using the available data network links) to ...
Poster Abstract: iSDR: SDR-in-the-loop Simulation
Ergenc, Doganalp; Onur, Ertan (2019-01-01)
Discrete event network simulators are used to evaluate the performance of a variety of designs in the wireless communication field. They enable researchers to build new network protocols and architectures in a simplified and organized development environment with adherence to the fundamental software engineering principles. However, even though they embody different mathematical models to simulate wireless medium, it is still far from taking an excessive number of channel conditions that directly affect wir...
Real-time hardware-in-the-loop simulation of electrical machine systems using FPGAs
Üşenme, Serdar; Dilan, R.A.; Dölen, Melik; Koku, Ahmet Buğra (2009-11-18)
This study focuses on the development an integrated software and hardware platform that is capable of performing real-time simulation of dynamic systems, including electrical machinery, for the purpose of hardware-in-the-loop simulation (HILS). The system to be controlled is first defined using a block diagram editor. The defined model is then compiled and downloaded onto an FPGA (¿Field Programmable Gate Array¿) based hardware platform, which is to interface with the controller under test and carry out the...
Design and Implementation of a 154-kV +/- 50-Mvar Transmission STATCOM Based on 21-Level Cascaded Multilevel Converter
Gultekin, Burhan; Gercek, Cem Ozgur; Atalik, Tevhid; Deniz, Mustafa; Bicer, Nazan; Ermiş, Muammer; Kose, Kemal Nadir; Ermis, Cezmi; Koc, Erkan; Cadirci, Isik; Acik, Adnan; Akkaya, Yener; Toygar, Hikmet; Bideci, Semih (2012-05-01)
In this research work, the design and implementation of a 154-kV +/- 50-Mvar transmission static synchronous compensator (T-STATCOM) have been carried out primarily for the purposes of reactive power compensation and terminal voltage regulation and secondarily for power system stability. The implemented T-STATCOM consists of five 10.5-kV +/- 12-Mvar cascaded multilevel converter (CMC) modules operating in parallel. The power stage of each CMC is composed of five series-connected H-bridges (HBs) in each phas...
Citation Formats
IEEE
ACM
APA
CHICAGO
MLA
BibTeX
K. B. Codur, “Design and implementation of a parallel computing system using MIL-STD-1553,” Middle East Technical University, 2002.
