Show/Hide Menu
Hide/Show Apps
Logout
Türkçe
Türkçe
Search
Search
Login
Login
OpenMETU
OpenMETU
About
About
Open Science Policy
Open Science Policy
Communities & Collections
Communities & Collections
Help
Help
Frequently Asked Questions
Frequently Asked Questions
Guides
Guides
Thesis submission
Thesis submission
MS without thesis term project submission
MS without thesis term project submission
Publication submission with DOI
Publication submission with DOI
Publication submission
Publication submission
Supporting Information
Supporting Information
General Information
General Information
Copyright, Embargo and License
Copyright, Embargo and License
Contact us
Contact us
Performance of the double-LIE architecture
Date
1996-05-16
Author
Bilgen, Semih
Salamah, M
Metadata
Show full item record
This work is licensed under a
Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License
.
Item Usage Stats
53
views
0
downloads
Cite This
The Double-LIB is an ATM-based switch architecture we have proposed for distributed memory multiprocessor systems. It is essentially a development of the Limited Intermediate Buffer (LIB) idea which was originally proposed to overcome the drawbacks of input and output buffered ATM switches. In this paper, we summarize the characteristics of the Double-LIB and then proceed to report some simulation-based performance results. It is our conclusion that the Double-LIB switch is promising as a solution to the distributed memory multiprocessor communication problem.
Subject Keywords
Switches
,
Communication switching
,
Asynchronous transfer mode
,
Delay
,
Throughput
,
Traffic control
,
Multiprocessing systems
,
Scalability
,
Loss measurement
,
Message passing
URI
https://hdl.handle.net/11511/63244
Collections
Graduate School of Natural and Applied Sciences, Conference / Seminar
Suggestions
OpenMETU
Core
Efficient Abstractions for the Supervisory Control of Modular Discrete Event Systems
Schmidt, Klaus Verner (2012-12-01)
The topic of this technical note is the nonblocking and maximally permissive abstraction-based supervisory control for modular discrete event systems (DES). It is shown, that an efficient abstraction technique, that was developed for the nonconflict verification of modular DES, is also suitable for the nonblocking supervisory control. Moreover, it is proved that this abstraction technique can be extended by the condition of local control consistency, in order to achieve maximally permissive supervision. Dif...
Implementation of an 8-bit microcontroller with system c
Kesen, Lokman; Aşkar, Murat; Department of Electrical and Electronics Engineering (2004)
In this thesis, an 8-bit microcontroller, 8051 core, is implemented using SystemC programming language. SystemC is a new generation co-design language which is capable of both programming software and describing hardware parts of a complete system. The benefit of this design environment appears while developing a System-on-Chip (SoC), that is a system consisting both custom hardware parts and embedded software parts. SystemC is not a completely new language, but based on C++ with some additional class libra...
Nonblocking hierarchical control of decentralized des
Schmidt, Klaus Verner; Moor, Thomas (null; 2005-12-01)
This work considers a hierarchical control architecture for a class of discrete event systems which can also be applied to decentralized control systems. It is shown that nonblocking supervisory control on the high level of the hierarchy results in nonblocking and hierarchically consistent control on the low level. Copyright © 2005 IFAC.
Concurrency control in distributed databases through time intervals and short-term locks
Halıcı, Uğur (Institute of Electrical and Electronics Engineers (IEEE), 1989)
A method for concurrency control in distributed database management systems that increases the level of concurrent execution of transactions, called ordering by serialization numbers (OSN), is proposed. The OSN method works in the certifier model and uses time-interval techniques in conjunction with short-term locks to provide serializability and prevent deadlocks. The scheduler is distributed, and the standard transaction execution policy is assumed, that is, the read and write operations are issued contin...
Verification and transformation of complex and uncertain conceptual schemas
Yazıcı, Adnan (World Scientific Pub Co Pte Lt, 1997-12-01)
In database environment it is necessary to represent complex and uncertain information at conceptual level and then transform the conceptual schema into the logical one for ultimate implementation. It is also important to verify the conceptual schema with respect to the constraints imposed on the schema definition. In this paper we primarily focus on the verification and transformation of the conceptual schema For the purpose of verification of the conceptual schema represented by the ExIFO data model (the ...
Citation Formats
IEEE
ACM
APA
CHICAGO
MLA
BibTeX
S. Bilgen and M. Salamah, “Performance of the double-LIE architecture,” 1996, p. 166, Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/63244.