A CMOS High Frequency Pulse Width Modulation Integrated Circuit

2016-08-05
Sahin, Osman Ulas
Kocer, Fatih
In this work, a high frequency pulse width modulation (PWM) integrated circuit (IC) designed and implemented in a commercial 0.35 mu m CMOS process is presented. Based on natural sampling method, the proposed PWM IC can generate both a PWM signal and its inverse for arbitrary frequencies up to 5 MHz. The PWM frequency can he adjusted via an external clock and an off-chip capacitor. The duty cycle of the PWM signal can be linearly varied from 5% to 95% by changing the input signal. Thanks to its analog triangle wave generation, it provides higher resolution and less quantization error compared to digital implementations. Moreover, the natural sampling based PWM generation offers reduced harmonic distortion over other PWM generation methods. The PWM IC requires a single 5 V supply voltage to operate. The full chip area is 1.4x1.8 mm(2), including the pad frame. The post-layout simulations reveal that the proposed PWM IC will be a compact and high performance solution for power converters and class D power amplifiers.

Suggestions

The Design of a high frequency pulse width modulation integrated circuit with external synchronization capability
Şahin, Osman Ulaş; Koçer, Fatih; Department of Electrical and Electronics Engineering (2017)
The Pulse Width Modulation (PWM) has been playing an active role in circuits and systems for many years. The PWM is an irreplaceable part of the switch-mode power supplies (SMPS) and the class D power amplifiers (PA). The high frequency PWM operation is the key for having more compact SMPSs and class D PAs since it provides size reduction of the passive components, which dominates the size and the cost of these circuits. The digital implementation of the high frequency PWM inherently suffers from the lack o...
A High-Performance PWM Algorithm for Common-Mode Voltage Reduction in Three-Phase Voltage Source Inverters
Hava, Ahmet Masum (2011-07-01)
A high-performance pulsewidth modulation (PWM) algorithm with reduced common-mode voltage (CMV) and satisfactory overall performance is proposed for three-phase PWM inverter drives. The algorithm combines the near-state PWM (NSPWM) method that has superior overall performance characteristics at high modulation index, and MAZSPWM, a modified form of the active zero-state PWM method (AZSPWM1), which is suitable for low modulation index range of operation. Since AZSPWM1 has line-to-line voltage pulse reversals...
A unity-power-factor buck-type PWM rectifier for medium/high-power DC motor drive applications
Bilgin, HF; Kose, KN; Zenginobuz, G; Ermiş, Muammer; Nalcaci, E; Cadirci, I; Kose, H (2002-09-01)
This paper describes the application of a single-stage unity-power-factor buck-type pulsewidth modulation (PWM) rectifier to medium- and high-power variable-speed dc motor drives. The advantages of the developed system are low harmonic distortion in ac supply currents (complying with IEEE Std. 519 and IEC 555), nearly unity power factor over a wide operating shaft speed range, and nearly level armature current and voltage waveforms. These properties of output voltage and current quantities of the converter ...
Harmonic Minimization in a Three-phase Asymmetrical PWM Rectifier
ISLIER, AT; Ersak, Aydın; RICHARDS, G (1994-04-14)
- A new pulse-width modulation (PWM) method for a three-phase bridge rectifier developed here gives minimized low order harmonics. As a PWM rectifier, it offers better input and output characteristics than phase-controlled rectifiers. It has inherited the chmcteristics of the PWM rectifier such as having high power factor at the input with low harmonic content of the input current and zero phase-shift of input voltage and current. The availability of power transistors at high power ratings enabled the imple...
A High Performance PWM Algorithm for Common Mode Voltage Reduction in Three-phase Voltage Source Inverters
Uen, Emre; Hava, Ahmet Masum (2008-06-19)
A high performance PWM algorithm with reduced common mode voltage (CMV) and satisfactory overall performance is proposed for three-phase PWM inverter drives. The algorithm combines the near state PWM (NSPWM) method which has superior overall performance characteristics at high modulation index and MAZSPWM, a modified form of the active zero state PWM method (AZSPWM1), which is suitable for low modulation index range of operation. Since AZSPWM1 has line-to-line voltage pulse reversals with small zero-voltage...
Citation Formats
O. U. Sahin and F. Kocer, “A CMOS High Frequency Pulse Width Modulation Integrated Circuit,” 2016, p. 476, Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/65656.