SystemC implementation of a risc-based microcontroller architecture

Download

index.pdf

Date

2007

Author

Zengin, Salih

Metadata

Show full item record

Item Usage Stats

290
views

626
downloads

Increasing the complexity of modern electronic systems leads to Electronic System Level (ESL) modeling concept, which supports hardware and software co-design and co-verification environment in a single framework. SystemC language, which is an IEEE approved electronic design standard for system design and verification processes, provides such an environment by supporting a wide range of abstraction levels from system-level to register-transfer level (RTL). In this thesis, two different models of a processor core, whose instruction set architecture (ISA) is compatible with 16-bit TI MSP430 microcontroller, are designed by employing the classical hardware modeling capability of the SystemC language. With its well-designed orthogonal instruction set, elegant addressing modes, useful constant generators and flexible von-Neumann architecture, 16-bit RISC-like processor of the MSP430 microcontroller is an ideal selection for the system-on-a-chip (SoC) designs. Instruction set and addressing modes of the designed processors are simulated thoroughly. In addition, original 16-bit and 32-bit cyclic redundancy code (CRC) programs are used in order to verify the processor cores. In this study, SystemC to hardware flow is also illustrated by synthesizing the Arithmetic and Logic Unit (ALU) part of the processor into a Xilinx-based hardware.

Subject Keywords

Video Compression.

URI

http://etd.lib.metu.edu.tr/upload/2/12608083/index.pdf
https://hdl.handle.net/11511/16934

Collections

Graduate School of Natural and Applied Sciences, Thesis

Suggestions

OpenMETU
Core

Streaming Multiscale Deep Equilibrium Models Ertenli, Can Ufuk; Akbaş, Emre; Cinbiş, Ramazan Gökberk (2022-1-01) We present StreamDEQ, a method that infers frame-wise representations on videos with minimal per-frame computation. In contrast to conventional methods where compute time grows at least linearly with the network depth, we aim to update the representations in a continuous manner. For this purpose, we leverage the recently emerging implicit layer models, which infer the representation of an image by solving a fixed-point problem. Our main insight is to leverage the slowly changing nature of videos and use the...
Virtual reality in requirement analysis for CIM system development suitable for SMEs Erenay, O; Hashemipour, M; Kayaligil, S (2002-10-15) This paper presents a methodology, based on Virtual Reality (VR), for representing a manufacturing system in order to help with the requirement analysis (RA) in CIM system development, suitable for SMEs. The methodology can reduce the costs and the time involved at this stage by producing precise and accurate plans, specification requirements, and a design for CIM information systems. These are essentials for small and medium scale manufacturing enterprises. Virtual Reality is computer-based and has better ...
Real-time hardware-in-the-loop simulation of electrical machine systems using FPGAs Üşenme, Serdar; Dilan, R.A.; Dölen, Melik; Koku, Ahmet Buğra (2009-11-18) This study focuses on the development an integrated software and hardware platform that is capable of performing real-time simulation of dynamic systems, including electrical machinery, for the purpose of hardware-in-the-loop simulation (HILS). The system to be controlled is first defined using a block diagram editor. The defined model is then compiled and downloaded onto an FPGA (¿Field Programmable Gate Array¿) based hardware platform, which is to interface with the controller under test and carry out the...
Distributed adaptive output feedback control design and application to a formation flight experiment Kutay, Ali Türker; Calise, Anthony J.; D'Andrea, Raffaello (2005-01-01) An approach for augmenting existing distributed controller designs for large-scale interconnected systems with neural network based adaptive elements is proposed. It is assumed that the controllers are interconnected in the same way as the plant and based on the available measurements, a single hidden layer neural network is introduced for each subsystem to partially cancel the effects of the sub-system interconnections and modeling errors on tracking performance. Boundedness of error signals is shown throu...
Scalable computational steering for visualization/control of large-scale fluid dynamics simulations Modi, Anirudh; Sezer Uzol, Nilay; Long, Lyle N.; Plassmann, Paul E. (2005-01-01) The development, integration, and testing of a general-purpose "computational steering" software library with a three-dimensional Navier-Stokes flow solver is described. For this purpose, the portable object-oriented scientific steering environment (called POSSE) library was used. This library can be coupled to any C/C++ simulation code. The paper illustrates how to integrate computational steering into a code, how to monitor the solution while it is being computed, and how to adjust the parameters of the a...

Citation Formats

S. Zengin, “SystemC implementation of a risc-based microcontroller architecture,” M.S. - Master of Science, Middle East Technical University, 2007.