Show/Hide Menu
Hide/Show Apps
Logout
Türkçe
Türkçe
Search
Search
Login
Login
OpenMETU
OpenMETU
About
About
Open Science Policy
Open Science Policy
Open Access Guideline
Open Access Guideline
Postgraduate Thesis Guideline
Postgraduate Thesis Guideline
Communities & Collections
Communities & Collections
Help
Help
Frequently Asked Questions
Frequently Asked Questions
Guides
Guides
Thesis submission
Thesis submission
MS without thesis term project submission
MS without thesis term project submission
Publication submission with DOI
Publication submission with DOI
Publication submission
Publication submission
Supporting Information
Supporting Information
General Information
General Information
Copyright, Embargo and License
Copyright, Embargo and License
Contact us
Contact us
Design of H.264/AVC compatible intra-frame video encoder on FPGA programmable logic devices /
Download
index.pdf
Date
2014
Author
Günay, Ömer
Metadata
Show full item record
Item Usage Stats
242
views
74
downloads
Cite This
Video compression is a technique used to reduce the amount of data in a video to limit the amount of storage space and bandwidth it requires. H.264/AVC is a widely used video compression standard developed together by the ISO (International Organization for Standardization) Moving Picture Experts Group (MPEG) and the ITU (International Telecommunication Union) Video Coding Experts Group (VCEG). H.264/AVC offers an extended range of algorithms for coding digital video to achieve superior compression efficiency with respect to previous standards, which increases computational complexity of H.264/AVC encoders and decoders. In this thesis, an H.264/AVC compatible intra-frame video encoder is designed and implemented on FPGA devices. First, a reference encoder which includes encoding algorithms such as intra prediction, intra mode selection, transform, quantization and entropy coding, are implemented and tested in MATLAB environment. Then, the reference encoder is coded in VHDL language and tested using the Mentor Graphics Modelsim HDL simulation tool. Next, the overall FPGA implementation is tested by putting the H.264 coded bitstream into transport stream packets, streaming with UDP over Ethernet and decoding with VLC Player software on a PC. All video resolutions and frame rates defined in H.264 standard are supported by the implemented encoder.
Subject Keywords
Video compression.
,
Field programmable gate arrays.
,
Programmable logic devices.
,
Integer transform.
,
Coding theory.
URI
http://etd.lib.metu.edu.tr/upload/12617751/index.pdf
https://hdl.handle.net/11511/23988
Collections
Graduate School of Natural and Applied Sciences, Thesis
Suggestions
OpenMETU
Core
End-to-end stereoscopic video streaming with content-adaptive rate and format control
Aksay, Anil; Pehlivan, Selen; Akar, Gözde; Bilen, Cagdas; OZCELEBİ, Tanir; Civanlar, M. Reha; Tekalp, A. Murat (Elsevier BV, 2007-02-01)
We address efficient compression and real-time streaming of stereoscopic video over the current Internet. We first propose content-adaptive stereo video coding (CA-SC), where additional coding gain, over that can be achieved by exploiting only inter-view correlations, is targeted by clown-sampling one of the views spatially or temporally depending on the content, based on the well-known theory that the human visual system can perceive high frequencies in three-dimensional (3D) from the higher quality view. ...
Intra prediction with 3-tap filters for lossless and lossy video coding
Ranjbar Alvar, Saeed; Kamışlı, Fatih; Department of Electrical and Electronics Engineering (2016)
Video coders are primarily designed for lossy compression. The basic steps in modern lossy video compression are block-based spatial or temporal prediction, transformation of the prediction error block, quantization of the transform coefficients and entropy coding of the quantized coefficients together with other side information. In some cases, this lossy coding architecture may not be efficient for compression. For example, when lossless video compression is desirable, the transform and quantization steps...
Design and implementation of a novel visual analysis system for image clasiffication
Altintakan, Ümit Lütfü; Yazıcı, Adnan; Körpeoğlu, İbrahim; Department of Computer Engineering (2013)
Possibilities offered by the technology to create, share and disseminate image and video data have resulted in a rapid increase in the available visual data. However, the data is useless unless it is effectively accessed, which necessitates the semantic analysis of visual data. In this dissertation, we present a novel visual analysis system along with its application to image classification problem. We aim to address the challenges in the area originated from the semantic gap, and to facilitate the research...
Real-time single frame superresolution
Tarhan, Cem; Akar, Gözde; Department of Electrical and Electronics Engineering (2014)
A demand in real-time applications for superresolution increases as the surveillance and low resolution camera usage is spread for cost optimization. In this thesis two real-time superresolution algorithms have been proposed. The first algorithm (NDUID) is composed of non-dyadic upsampling cascade for smooth interpolation and an edge enhancement block that uses a non-blind deconvolution. Second algorithm (EDAT) starts with Total Variation decomposition. The structure component is interpolated with a fast ed...
Compressed domain MPEG-2 video editing with VBV requirement
Egawa, R; Alatan, Abdullah Aydın; Akansu, AN (2000-01-01)
A novel method is proposed to achieve efficient MPEG-2 video editing in compressed domain while preserving Video Buffer Verifier (VBV) requirements. Different cases are determined, according to the VBV modes of the bitstreams to be concatenated. For each case, the minimum number of zero-stuffing bits or shortest waiting time between two streams is determined analytically, so that the resulting bit-stream is still VBV-compliant. The simulation:results show that the proposed method is applicable to any MPEG-2...
Citation Formats
IEEE
ACM
APA
CHICAGO
MLA
BibTeX
Ö. Günay, “Design of H.264/AVC compatible intra-frame video encoder on FPGA programmable logic devices /,” M.S. - Master of Science, Middle East Technical University, 2014.