A CAD environnnent for digital filters using a VerilogHDL based functional bit-serial compiler

Date

1998-12-16

Author

Akın, Tayfun

Metadata

Show full item record

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

Item Usage Stats

11
views

0
downloads

This paper reports the development of a highly integrated CAD environment for area efficient implementation of digital filters using commercially available CAD tools. The environment establishes a plain interface between CADENCE (an IC design framework), MATLAB (a mathematical computation tool), and BITMAP (a new custom-developed filter compiler). The new compiler allows the functional description of the target filter in the Verilog hardware description language (VerilogHDL), generating technology independent and retargetable digital filters in the bit-serial architecture. This integrated design environment shortens the implementation time, reduces the number of gates, and minimizes the overall filter area. The CAD environment and the new functional compiler have been used to implement a mixed-signal ASIC chip with thirteen digital IIR and FIR filters, three pairs of over sampled A/D and D/A converters, parallel port and I/sup 2/C type microprocessor interfaces, and a number of analog interface circuits. The chip occupies an 81 mm/sup 2/ area in a 0.7 /spl mu/m CMOS technology.

Subject Keywords

Digital filters, Hardware design languages, Design automation, Finite impulse response filter, CMOS technology, MATLAB, Computer interfaces, IIR filters, Application specific integrated circuits, Analog-digital conversion

URI

https://hdl.handle.net/11511/41322

Collections

Department of Electrical and Electronics Engineering, Conference / Seminar