A CAD environnnent for digital filters using a VerilogHDL based functional bit-serial compiler

This paper reports the development of a highly integrated CAD environment for area efficient implementation of digital filters using commercially available CAD tools. The environment establishes a plain interface between CADENCE (an IC design framework), MATLAB (a mathematical computation tool), and BITMAP (a new custom-developed filter compiler). The new compiler allows the functional description of the target filter in the Verilog hardware description language (VerilogHDL), generating technology independent and retargetable digital filters in the bit-serial architecture. This integrated design environment shortens the implementation time, reduces the number of gates, and minimizes the overall filter area. The CAD environment and the new functional compiler have been used to implement a mixed-signal ASIC chip with thirteen digital IIR and FIR filters, three pairs of over sampled A/D and D/A converters, parallel port and I/sup 2/C type microprocessor interfaces, and a number of analog interface circuits. The chip occupies an 81 mm/sup 2/ area in a 0.7 /spl mu/m CMOS technology.


A Digitally programmable application specific integrated circuit for drive and data acquisition of imaging sensorsMethod of moments analysis of slotted waveguide antenna arrays
Bayhan, Nusret; Akın, Tayfun; Eminoğlu, Selim; Department of Electrical and Electronics Engineering (2014)
This thesis explains the implementation of a digital programmable Application Specific Integrated Circuit (ASIC) designed for imaging applications. The primary function of this ASIC is to drive imaging sensors and to do basic processing on the digital video data coming from the sensors. The ASIC is designed to handle the communication between the imaging sensor and the system. Using command based high-level instructions, this two-way communication is simplified. The ASIC can also be used to store and update...
A dielectrophoretic cell/particle separator fabricated by spiral channels and concentric gold electrodes
Yilmaz, G.; Çiftlik, A.T.; Külah, Haluk (2009-12-14)
This paper presents the design and implementation of a novel dielectrophoresis (DEP) system with spiral channels and concentric electrodes for high resolution cell separation applications. The device is fabricated with a 4 mask parylene process and the design is optimized in MATLAB Simulink reg to confine the operation. Tests with micro particles of different sizes are performed to show size-based separation by dielectrophoresis. Proposed device is also tested with K562 leukemia cell lines to prove that the...
Çiloğlu, Tolga (1994-06-02)
A local search algorithm for discrete coefficient FIR filter design is presented. The minmax objective function is minimized by moving along the low gradient directions. A new method to forecast these directions is proposed. The algorithm is suitable to design high order filters in a short time. The results are compared to other methods both in quality and computational load
A modular micromachined high-density connector system for biomedical applications
Akın, Tayfun; Nikles, SA; Najafi, K (1999-04-01)
This paper presents a high-density, modular, low-profile, small, and removable connector system developed using micromachining technologies for biomedical applications. This system consists of a silicon or polyimide electrode with one end in contact with the biological tissue and its back-end supported in a titanium base (12.5 mm in diameter and 2.5 mm in height) that is fixed on the test subject. An external glass substrate (6 x 6 x 0.75 mm(3)), which supports a flexible polyimide diaphragm and CMOS buffer...
A CMOS Based Current-to-Frequency Converter for Current Output Analog Accelerometers
Nuzumlali, Omer Lutfi; Eren, Murat; Külah, Haluk (2013-04-25)
This paper presents a novel design of a high resolution CMOS based current to frequency converter (CFC), also known as integrating analog to digital converter (IADC), especially for current output navigation grade accelerometers. Different from the traditional design, positive and negative input currents are separated from each other to eliminate the error due to both comparator offset voltages and mismatch in the value of integrating capacitor. Also, the output current of the accelerometer is directly inte...
Citation Formats
T. Akın, “A CAD environnnent for digital filters using a VerilogHDL based functional bit-serial compiler,” 1998, Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/41322.