A Digitally programmable application specific integrated circuit for drive and data acquisition of imaging sensorsMethod of moments analysis of slotted waveguide antenna arrays

Download
2014
Bayhan, Nusret
This thesis explains the implementation of a digital programmable Application Specific Integrated Circuit (ASIC) designed for imaging applications. The primary function of this ASIC is to drive imaging sensors and to do basic processing on the digital video data coming from the sensors. The ASIC is designed to handle the communication between the imaging sensor and the system. Using command based high-level instructions, this two-way communication is simplified. The ASIC can also be used to store and update the sensor memory content using this communication interface. The ASIC has a built in data path that can process the digital sensor data in real time while the sensor is being operated. This data path is capable of performing both arithmetic and encoding operations on the sensor data. The arithmetic operations are handled by an integrated arithmetic unit placed on the data path. This unit can be used to correct and enhance the sensor data at the pixel level using a reduced set of special commands and instructions. The ASIC also has a built in 8bit/10bit data encoder at the end of its data path, which is integrated to support high speed serial data interfaces by providing a DC-balanced digital output data. The ASIC has an integrated programmable timing generator designed to generate the necessary timing signals for the imaging sensors and their peripherals. This module can be programmed to generate periodic timing signals at the period of line or frame times of the imaging sensor. The logic implemented in the ASIC is simulated, synthesized, placed and routed in sequence using automated digital design tools using Hardware Description Language (HDL) design capture. Since IC implementation is typically expensive, the designed logic is first implemented and verified at FPGA level to assure its functionality. The results of both implementations show that IC implementation is advantageous in terms of power and area for a given speed at the expense of its cost.

Suggestions

A Low-power memory CMOS integrated circuit for image sensors
Üstündağ, Mithat Cem Boreyda; Akın, Tayfun; Department of Electrical and Electronics Engineering (2015)
This thesis presents a low power SRAM block implemented in a 0.35 μm CMOS technology for imaging applications to be used inside a digital image processor ASIC (Application Specific Integrated Circuit). The SRAM structure is designed to be fast enough to store all the image data fed by a large format readout circuitry such as VGA (640x512), while requiring low power consumption. The low power consumption is a very critical requirement of such circuit, as the circuit will eventually be used in an embedded pla...
A CMOS switched-capacitor interface circuit for an integrated accelerometer
Külah, Haluk; Najafi, K (2000-01-01)
This paper presents a CMOS interface electronics for monolithic micromachined capacitive accelerometer systems. The interface electronics is a fully differential switched-capacitor charge integrator with its internal clock generator and sensor feedback circuit for closed-loop operation. The circuit is designed for open-loop and closed-loop operations, and provides both digital and differential analog outputs. One of the main advantages of this chip is that it can be monolithically integrated with the sensor...
A CMOS visible image sensor array using current mirroring integration readout circuitry
Akbay, Selim Sermet; Bircan, A.; Akın, Tayfun (null; 2000-08-30)
This paper reports the development of a CMOS visible sensor array using a high performance readout circuit called Current Mirroring Integration (CMI). The sensor element is a photodiode implemented using n-well and p+ -active layers available in any CMOS process. The current generated by optical excitation is mirrored and integrated in an off-pixel capacitor using the CMI readout circuit, which provides high injection efficiency, low input impedance, almost-zero and stable detector bias, and a high dynamic ...
A temporal neural network model for constructing connectionist expert system knowledge bases
Alpaslan, Ferda Nur (Elsevier BV, 1996-04-01)
This paper introduces a temporal feedforward neural network model that can be applied to a number of neural network application areas, including connectionist expert systems. The neural network model has a multi-layer structure, i.e. the number of layers is not limited. Also, the model has the flexibility of defining output nodes in any layer. This is especially important for connectionist expert system applications.
An FPGA implementation of real-time electro-optic & IR image fusion
Çölova, İbrahim Melih; Akar, Gözde; Department of Electrical and Electronics Engineering (2010)
In this thesis, a modified 2D Discrete Cosine Transform based electro-optic and IR image fusion algorithm is proposed and implemented on an FPGA platform. The platform is a custom FPGA board which uses ALTERA Stratix III family FPGA. The algorithm is also compared with state of the art image fusion algorithms by means of an image fusion software application GUI developed in Matlab®. The proposed algorithm principally takes corresponding 4x4 pixel blocks of two images to be fused and transforms them by means...
Citation Formats
N. Bayhan, “A Digitally programmable application specific integrated circuit for drive and data acquisition of imaging sensorsMethod of moments analysis of slotted waveguide antenna arrays,” M.S. - Master of Science, Middle East Technical University, 2014.