A shared-medium communication architecture for distributed discrete event systems

Date

2007-06-29

Author

Schmidt, Klaus Verner
Zaddach, J.

Metadata

Show full item record

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

Item Usage Stats

237
views

0
downloads

Recently, several efficient supervisor synthesis approaches for distributed discrete event systems (DES) have been established. In this paper, the implementation of such supervisors on interacting distributed programmable logic controllers (PLCs) on a network is considered for the hierarchical and decentralized control approach elaborated in our previous work. A communication model that captures the controller behavior relevant for communication is developed, and a network architecture together with a scheduling policy that ensures correct operation of the networked controllers is proposed. In addition to the formal statements, simulation results for an example system are presented.

Subject Keywords

Automation and control systems, Computer science, artificial intelligence, Engineering, industrial

URI

https://hdl.handle.net/11511/42744

DOI

https://doi.org/10.1109/med.2007.4433727

Collections

Department of Electrical and Electronics Engineering, Conference / Seminar

Suggestions

OpenMETU
Core

AN EFFICIENT DATABASE TRANSITIVE CLOSURE ALGORITHM Toroslu, İsmail Hakkı; HENSCHEN, L (Springer Science and Business Media LLC, 1994-05-01) The integration of logic rules and relational databases has recently emerged as an important technique for developing knowledge management systems. An important class of logic rules utilized by these systems is the so-called transitive closure rules, the processing of which requires the computation of the transitive closure of database relations referenced by these rules. This article presents a new algorithm suitable for computing the transitive closure of very large database relations. This algorithm proc...
A Control System Architecture for Control of Non-Affine in Control, Open-Loop Unstable Underactuated Systems Marangoz, Alp; Kutay, Ali Türker (2017-07-25) In this paper, a control system architecture for control of non-affine in control, open-loop unstable underactuated system is discussed. Passivization of the unactuated (internal) system dynamics achieved through perturbation of trajectories of the actuated states, which are calculated through adaptive dynamic inversion technique, based on Tikhonov's theorem. Performance of the controller is shown through simulation of two open-loop unstable and locally uncontrollable example problems.
A finite field framework for modeling, analysis and control of finite state automata Reger, Johann; Schmidt, Klaus Verner (Informa UK Limited, 2004-09-01) In this paper, we address the modeling, analysis and control of finite state automata, which represent a standard class of discrete event systems. As opposed to graph theoretical methods, we consider an algebraic framework that resides on the finite field F-2 which is defined on a set of two elements with the operations addition and multiplication, both carried out modulo 2. The key characteristic of the model is its functional completeness in the sense that it is capable of describing most of the finite st...
A complete axiomatization for fuzzy functional and multivalued dependencies in fuzzy database relations Sozat, MI; Yazıcı, Adnan (Elsevier BV, 2001-01-15) This paper first introduces the formal definitions of fuzzy functional and multivalued dependencies which are given on the basis of the conformance values presented here. Second, the inference rules are listed after both fuzzy functional and multivalued dependencies are shown to be consistent, that is, they reduce to those of the classic functional and multivalued dependencies when crisp attributes are involved. Finally, the inference rules presented here are shown to be sound and complete for the family of...
A GATE ARRAY CHIP FOR HIGH-FREQUENCY DSP APPLICATIONS UNGAN, IE; ASKAR, M (1994-04-14) A gate array architecture for high speed correlation and convolution is described. A gate array chip based on this architecture is designed and an FIR filter is implemented on thm chip. Bit-level array in pipeline structure is used in the architecture. For high 1/0 data rate, true single phase clocking circuit technique in CMOS is applied. The gate array chip is designed in 1.2pm CMOS with the programming layer metal-2 only. Spice and Verilog simulations show that the throughput is over 100 MHz

Citation Formats

K. V. Schmidt and J. Zaddach, “A shared-medium communication architecture for distributed discrete event systems,” 2007, Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/42744.