Show/Hide Menu
Hide/Show Apps
anonymousUser
Logout
Türkçe
Türkçe
Search
Search
Login
Login
OpenMETU
OpenMETU
About
About
Açık Bilim Politikası
Açık Bilim Politikası
Frequently Asked Questions
Frequently Asked Questions
Browse
Browse
By Issue Date
By Issue Date
Authors
Authors
Titles
Titles
Subjects
Subjects
Communities & Collections
Communities & Collections
Verification of delay insensitivity in bit-level pipelined dual-rail threshold logic adders
Date
2008-02-22
Author
Ismailoglu, A. Neslin
Askar, Murat
Metadata
Show full item record
This work is licensed under a
Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License
.
Item Usage Stats
1
views
0
downloads
A delay-insensitivity verification method is proposed for bit-level pipelined systolic dual-rail threshold logic adders, which achieve speed-up through early and input-incomplete carry output generation and which employ bit-wise completion at pipeline registers. The proposed method simplifies the verification task significantly, regardless of the operand length of the adder, such that analysis of three adjacent systoles for the eight possible early/late carry output generation scenarios is sufficient for detecting the input combinations which violate delay insensitivity. Using this method, structural modifications for re-establishing delay-insensitivity could be devised without sacrificing the speed-up advantages due to early carry generation. The method could also be applied to other pipelined data processing applications in dual-rail threshold logic.
Subject Keywords
Asynchronous logic circuits
,
Systolic arrays
,
Pipeline processing
,
Pipeline arithmetic
URI
https://hdl.handle.net/11511/64479
Collections
Department of Electrical and Electronics Engineering, Conference / Seminar