Design of a fully-static differential low-power CMOS flip-flop

1999-06-02
Yalcin, T
Ismailoglu, N
A fully-static flip-flop structure is proposed and compared to both the conventional CMOS flip-flop and the Cascode Voltage Switch Logic (CVSL) static flip-flop proposed by Yuan and Svensson [1], in terms of speed, power consumption and silicon area. Then an add-and-delay circuit is implemented using all three flip-flop structures to demonstrate the performance of the proposed flip-flop. The add-and-delay structure is chosen since it is a widely used block in digital signal processing. The proposed structure showed to be consuming less power and occupying smaller silicon area. It has the additional advantage of being easier to merge with pass-transistor logic structures.

Suggestions

Design and implementation of a voltage source converter based statcom for reactive power compensation and harmonic filtering
Çetin, Alper; Ermiş, Muammer; Department of Electrical and Electronics Engineering (2007)
In this thesis, design and implementation of a distribution-type, voltage source converter (VSC) based static synchronous compensator (D-STATCOM) having the simplest converter and coupling transformer topologies have been carried out. The VSC STATCOM is composed of a +/- 750 kVAr full-bridge VSC employing selective harmonic elimination technique, a low-pass input filter, and a /Y connected coupling transformer for connection to medium voltage bus. The power stage of VSC based STATCOM is composed of water-co...
Performance evaluation and comparison of low voltage grid-tied three-phase AC/DC converter configurations with SI and SIC semiconductor switches
Öztoprak, Oğuzhan; Hava, Ahmet Masum; Department of Electrical and Electronics Engineering (2019)
In this thesis, as compared to silicon IGBT (Si-IGBT) technology, the advantages of using higher efficiency and faster wide bandgap silicon carbide (SiC) semiconductor switches in low voltage three-phase grid-tied PWM DC/AC voltage source converters (VSCs) are investigated in terms of sizing, efficiency and economic considerations for MW-scale photovoltaic power plant applications. As the cost and energy efficiency of a VSC strongly affect the total system economics, this thesis proposes a design methodolog...
Performance analysis and comparison of reduced common mode voltage PWM and standard PWM techniques for three-phase voltage source inverters
Un, E; Hava, Ahmet Masum (2006-03-23)
This paper investigates the performance characteristics of the reduced common mode voltage (RCMV) PWM methods for three phase voltage source inverters and provides a comparison with the standard PWM methods. PWM methods are reviewed and their pulse patterns and common mode voltage patterns illustrated. The AC output current ripple, DC link input current ripple, and output voltage linearity characteristics of each modulation method are thoroughly investigated by analytical methods and simulations. The analys...
Design of an X-band 3-bit RF MEMS constant phase shifter
Kuzubaşlı, Ahmet; Akın, Tayfun; Demir, Şimşek; Department of Electrical and Electronics Engineering (2016)
This thesis presents a 3-bit 180° constant phase shifter design implementing Co-Planar Waveguide (CPW) and RF MEMS variable capacitors with ±1.8% accuracy at 10 GHz and ±5.8% maximum peak error between 9-11 GHz. The phase shifter with minimum phase errors is determined by considering exemplary circuit simulations of different phase shifter types designed with a novel in-house RF MEMS fabrication process [1] parameters. Due to its wide-band characteristics and CPW compatibility, the selected topology is the ...
Design and Performance Analysis of a Grid Connected PWM-VSI System
Kantar, Emre; Usluer, S. Nadir; Hava, Ahmet Masum (2013-11-30)
Pulse-width modulation (PWM) voltage source inverters (VSIs) are favorable interface devices to the power grid for renewable energy systems. This paper deals with the design of the LCL-filter and inverter for the grid-connected VSI. A complete design procedure for both reactive and passive components of LCL-filter is demonstrated with a new iterative approach in selection of the filter inductors. The design process for a two-level VSI is clearly illustrated through an example and the dynamic response is inv...
Citation Formats
T. Yalcin and N. Ismailoglu, “Design of a fully-static differential low-power CMOS flip-flop,” 1999, p. 331, Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/64688.