Show/Hide Menu
Hide/Show Apps
anonymousUser
Logout
Türkçe
Türkçe
Search
Search
Login
Login
OpenMETU
OpenMETU
About
About
Open Science Policy
Open Science Policy
Communities & Collections
Communities & Collections
Help
Help
Frequently Asked Questions
Frequently Asked Questions
Videos
Videos
Thesis submission
Thesis submission
Publication submission with DOI
Publication submission with DOI
Publication submission
Publication submission
Contact us
Contact us
Design of a fully-static differential low-power CMOS flip-flop
Date
1999-06-02
Author
Yalcin, T
Ismailoglu, N
Metadata
Show full item record
This work is licensed under a
Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License
.
Item Usage Stats
5
views
0
downloads
Cite This
A fully-static flip-flop structure is proposed and compared to both the conventional CMOS flip-flop and the Cascode Voltage Switch Logic (CVSL) static flip-flop proposed by Yuan and Svensson [1], in terms of speed, power consumption and silicon area. Then an add-and-delay circuit is implemented using all three flip-flop structures to demonstrate the performance of the proposed flip-flop. The add-and-delay structure is chosen since it is a widely used block in digital signal processing. The proposed structure showed to be consuming less power and occupying smaller silicon area. It has the additional advantage of being easier to merge with pass-transistor logic structures.
URI
https://hdl.handle.net/11511/64688
Collections
Unclassified, Conference / Seminar
Citation Formats
IEEE
ACM
APA
CHICAGO
MLA
BibTeX
T. Yalcin and N. Ismailoglu, “Design of a fully-static differential low-power CMOS flip-flop,” 1999, p. 331, Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/64688.