A wired-AND current-mode logic circuit technique in CMOS for low-voltage, high-speed and mixed-signal VLSIC

1997-09-01
Ungan, IE
Askar, M
A wired-AND current-mode logic (WCML) circuit technique in CMOS technology for low-voltage and high-speed VLSI circuits is proposed, and a WCML cell library is developed using standard 0.8 micron CMOS process. The proposed WCML technique applies the analog circuit design methodologies to the digital circuit design, The input and output logic signals are represented by current quantities. The supply current of the logic circuit is adjustable for the required logic speed and the switching noise level. The noise is reduced on the power supply lines and in the substrate by the current-steering technique and by the smooth swing of the reduced node potentials. Precise analog circuits and fast digital circuits can be integrated on the same silicon substrate by using the low noise property of the WCML. It is shown by the simulations that at low supply voltages, the WCML is faster and generates less switching noise when compared to the static-CMOS logic. At high speeds, the power dissipation of the WCML is less than that of the static-CMOS logic.

Suggestions

A Low-power memory CMOS integrated circuit for image sensors
Üstündağ, Mithat Cem Boreyda; Akın, Tayfun; Department of Electrical and Electronics Engineering (2015)
This thesis presents a low power SRAM block implemented in a 0.35 μm CMOS technology for imaging applications to be used inside a digital image processor ASIC (Application Specific Integrated Circuit). The SRAM structure is designed to be fast enough to store all the image data fed by a large format readout circuitry such as VGA (640x512), while requiring low power consumption. The low power consumption is a very critical requirement of such circuit, as the circuit will eventually be used in an embedded pla...
A Self-Powered and Efficient Rectifier for Electromagnetic Energy Harvesters
Ulusan, Hasan; Zorlu, Ozge; Muhtaroglu, Ali; Külah, Haluk (2014-11-05)
This paper presents an interface circuit for efficient rectification of voltages from electromagnetic (EM) energy harvesters operating with very low vibration frequencies. The interface utilizes a dual-rail AC/DC doubler which benefits from the full cycle of the input AC voltage, and minimizes the forward bias voltage drop with an active diode structure. The active diodes are powered through an AC/DC quadrupler with diode connected (passive) transistors. The interface system has been validated to drive 22 m...
A low-cost 128x128 uncooled infrared detector array in CMOS process
Eminoglu, Selim; Tanrikulu, Mahmud Yusuf; Akın, Tayfun (2008-02-01)
This paper discusses the implementation of a low-cost 128 x 128 uncooled infrared microbolometer detector array together with its integrated readout circuit (ROC) using a standard 0.35 mu m n-well CMOS and post-CMOS MEMS processes. The detector array can be created with simple bulk-micromachining processes after the CMOS fabrication, without the need for any complicated lithography or deposition steps. The array detectors are based on suspended p(+)-active/n-well diode microbolometers with a pixel size of 4...
A CMOS High Frequency Pulse Width Modulation Integrated Circuit
Sahin, Osman Ulas; Kocer, Fatih (2016-08-05)
In this work, a high frequency pulse width modulation (PWM) integrated circuit (IC) designed and implemented in a commercial 0.35 mu m CMOS process is presented. Based on natural sampling method, the proposed PWM IC can generate both a PWM signal and its inverse for arbitrary frequencies up to 5 MHz. The PWM frequency can he adjusted via an external clock and an off-chip capacitor. The duty cycle of the PWM signal can be linearly varied from 5% to 95% by changing the input signal. Thanks to its analog trian...
A High-Performance PWM Algorithm for Common-Mode Voltage Reduction in Three-Phase Voltage Source Inverters
Hava, Ahmet Masum (2011-07-01)
A high-performance pulsewidth modulation (PWM) algorithm with reduced common-mode voltage (CMV) and satisfactory overall performance is proposed for three-phase PWM inverter drives. The algorithm combines the near-state PWM (NSPWM) method that has superior overall performance characteristics at high modulation index, and MAZSPWM, a modified form of the active zero-state PWM method (AZSPWM1), which is suitable for low modulation index range of operation. Since AZSPWM1 has line-to-line voltage pulse reversals...
Citation Formats
I. Ungan and M. Askar, “A wired-AND current-mode logic circuit technique in CMOS for low-voltage, high-speed and mixed-signal VLSIC,” 1997. Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/64890.