A Low-power memory CMOS integrated circuit for image sensors

Download
2015
Üstündağ, Mithat Cem Boreyda
This thesis presents a low power SRAM block implemented in a 0.35 μm CMOS technology for imaging applications to be used inside a digital image processor ASIC (Application Specific Integrated Circuit). The SRAM structure is designed to be fast enough to store all the image data fed by a large format readout circuitry such as VGA (640x512), while requiring low power consumption. The low power consumption is a very critical requirement of such circuit, as the circuit will eventually be used in an embedded platform, which is generally battery operated. The circuitry is implemented with standard six transistor bitcells, write buffers, sense amplifiers, and a timing generator, while each sub-unit is designed very carefully to reduce the overall power consumption of the circuit. All interior signals are created by the timing generator, by asserting two control signals (enable and read/write) and a system clock. Sense amplifiers are selected to be current-type, which helps to improve both area and power consumption without reduced speed performance. The minimum achieved power consumption of the design is 1.28 mW for the read operation and 0.58 mW for the write operation. These numbers are comparable with the state of the art SRAM devices implemented in 14 nm CMOS node, if the capacitance values are scaled for a realistic comparison. This low power SRAM design also aims to be scalable and allows implementing from 4Kbit to 2Mbit storage areas, which correspond to array sizes of 16x256 to 8192x256. This scalable design also utilizes the local word line assertion technique in addition to pulsed synchronous operation to reduce the power consumption of the SRAM further. The local word line assertion also enables multi-port operations with minimal additions to structure, increasing speed performance for imaging applications. In summary, the SRAM presented in this thesis not only satisfies the requirements spatial image processing of VGA image sensors at its maximum frequency for current setup with one-port, but also competes with the state of the art SRAMs in the literature in terms of power consumption.

Suggestions

A Digitally programmable application specific integrated circuit for drive and data acquisition of imaging sensorsMethod of moments analysis of slotted waveguide antenna arrays
Bayhan, Nusret; Akın, Tayfun; Eminoğlu, Selim; Department of Electrical and Electronics Engineering (2014)
This thesis explains the implementation of a digital programmable Application Specific Integrated Circuit (ASIC) designed for imaging applications. The primary function of this ASIC is to drive imaging sensors and to do basic processing on the digital video data coming from the sensors. The ASIC is designed to handle the communication between the imaging sensor and the system. Using command based high-level instructions, this two-way communication is simplified. The ASIC can also be used to store and update...
A CMOS switched-capacitor interface circuit for an integrated accelerometer
Külah, Haluk; Najafi, K (2000-01-01)
This paper presents a CMOS interface electronics for monolithic micromachined capacitive accelerometer systems. The interface electronics is a fully differential switched-capacitor charge integrator with its internal clock generator and sensor feedback circuit for closed-loop operation. The circuit is designed for open-loop and closed-loop operations, and provides both digital and differential analog outputs. One of the main advantages of this chip is that it can be monolithically integrated with the sensor...
A Low-power capacitive integrated CMOS readout circuitry for high performance MEMS accelerometers
İncedere, Osman Samet; Akın, Tayfun; Eminoğlu, Selim; Department of Electrical and Electronics Engineering (2013)
This thesis presents a low power capacitive integrated CMOS readout circuitry for high performance MEMS accelerometers. It proposes a linearized model of the complete closed loop accelerometer system, which makes easier of designing and analyzing the system. Designed readout circuitry offers low noise, wide dynamic range and high linearity system with very low power consumption. Designed readout circuit includes proportional integral (PI) controller circuit, which significantly decreases the proof mass defl...
A self-powered integrated interface circuit for low power piezoelectric energy harvesters
Chamanian, S.; Zorlu, O.; Külah, Haluk; Muhtaroglu, A. (2013-12-18)
This paper presents a CMOS integrated interface circuit for piezoelectric energy harvesters (PEH). A fully self-powered circuit, based on Synchronous Electric Charge extraction (SECE) technique, is implemented for non-resonant piezoelectric harvesters generating low power, in 10s to 100s mu W range. The circuit is realized in standard 180 nm UMC CMOS technology. A switch control circuit is designed and optimized to extract maximum power independently from excitation changes of the PEH. The total power loss ...
A CMOS visible image sensor array using current mirroring integration readout circuitry
Akbay, Selim Sermet; Bircan, A.; Akın, Tayfun (null; 2000-08-30)
This paper reports the development of a CMOS visible sensor array using a high performance readout circuit called Current Mirroring Integration (CMI). The sensor element is a photodiode implemented using n-well and p+ -active layers available in any CMOS process. The current generated by optical excitation is mirrored and integrated in an off-pixel capacitor using the CMI readout circuit, which provides high injection efficiency, low input impedance, almost-zero and stable detector bias, and a high dynamic ...
Citation Formats
M. C. B. Üstündağ, “A Low-power memory CMOS integrated circuit for image sensors,” M.S. - Master of Science, Middle East Technical University, 2015.