Power Delay Product Optimized Hybrid Full Adder Circuits

Date

2017-09-17

Author

Rashid, M.
Muhtaroglu, A.

Metadata

Show full item record

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

Item Usage Stats

106
views

0
downloads

Data processing performed by adder circuits need to achieve low delay and low power at the same time while maintaining low cost, due to the steep growth in mobile computation devices. Recently proposed 1-bit full adder design that hybridizes transmission gates (TG) and standard CMOS offers significant PDP improvement. Two full adder implementations are presented in this paper which further optimizes the previously presented circuits: First (CKT1) deploys GDI-cell based XNOR module to decrease PDP, while the second circuit (CKT2) reduces the worst case delay with equivalent PDP. Simulation results indicate the proposed CKT1 has 4.8% and 2.5% reduced PDP for realistic cascade and FO4 loads respectively, with 16% improved cost compared to literature. CKT2 maintains comparable PDP with 11.3% and 2% improved delay for realistic cascade and FO4 loads respectively.

Subject Keywords

Arithmetic circuits, Full adders, PDP optimization, VLSI, High speed, Low power

URI

https://hdl.handle.net/11511/65919

Collections

Engineering, Conference / Seminar

Suggestions

OpenMETU
Core

High-performance readout circuit for resonator-based MEMS accelerometer using digital control loop Ali, Muhammad; Akın, Tayfun; Department of Electrical and Electronics Engineering (2022-11) This study proposes a new digital control loop-based compact readout circuit for a resonant MEMS accelerometer providing high performance with reduced temperature and power supply dependence while utilizing low processing power. The readout circuit utilizes a charge-sensing pre-amplifier stage that converts the small motional current to readable voltage, which is then converted to the digital domain using a 16-bit ADC to perform the amplitude and frequency extraction in the digital domain. A Proportional In...
Active clamped ZVS forward converter with soft-switched synchronous rectifier for maximum efficiency operation Acik, A; Cadirci, I (1998-05-22) An active-clamped, zero-voltage switched forward converter equipped with a soft-switched synchronous rectifier is designed and implemented for some low output voltage applications where maximized efficiency is of utmost importance. The converter efficiency is maximized due to soft-switching of the main, active clamp and the synchronous rectifier MOSFET switches. Experimental results are presented for a converter with a de input voltage of 48V, an output voltage of 5V and a de electronic load up to 10A. The ...
Linearization of RF power amplifiers with memoryless baseband predistortion method Kolcuoğlu, Turusan; Demir, Şimşek; Department of Electrical and Electronics Engineering (2011) In modern wireless communication systems, advanced modulation techniques are used to support more users by handling high data rates and to increase the utilization efficiency of the limited RF spectrum. These techniques are sensitive to the nonlinear distortions due to their high peak to average power ratios. Main source of nonlinear distortion in transmitter topologies are power amplifiers that determine the overall efficiency and linearity of the transmitter. To increase linearity without sacrificing effi...
Optimizing age of information on real-life TCP/IP connections through reinforcement learning Sert, Egemen; Sonmez, Canberk; Baghaee, Sajjad; Uysal, Elif (2018-07-05) Age of Information (AoI) has emerged as a performance metric capturing the freshness of data for status-update based applications ( e.g. , remote monitoring) as a more suitable alternative to classical network performance indicators such as throughput or delay. Optimizing AoI often requires distinctly novel and sometimes counter-intuitive networking policies that adapt the rate of update transmissions to the randomness in network resources. However, almost all previous work on AoI to data has been theoretic...
Highly Integrated 3 V Supply Electronics for Electromagnetic Energy Harvesters With Minimum 0.4 V-peak Input Ulusan, Hasan; Zorlu, Ozge; Muhtaroglu, Ali; Külah, Haluk (2017-07-01) This paper presents a self-powered interface enabling battery-like operation with a regulated 3 V output from ac signals as low as 0.4 V-peak, generated by electromagnetic energy harvesters under low frequency vibrations. As the first stage of the 180 nm standard CMOS circuit, harvested signal is rectified through an ac/dc doubler with active diodes powered internally by a passive ac/dc quadrupler. The voltage is boosted in the second stage through a low voltage charge pump stimulated by an on-chip ring osc...

Citation Formats

M. Rashid and A. Muhtaroglu, “Power Delay Product Optimized Hybrid Full Adder Circuits,” 2017, p. 0, Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/65919.