Cmos LNA design for system-on-chip receiver stages

Date

2004-09-10

Author

Telli, A
Askar, M

Metadata

Show full item record

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

Item Usage Stats

101
views

0
downloads

In this study, narrowband single-ended inductive source degenerated Low Noise Amplifiers (LNAs) for "System-on-Chip" receiver stages have been designed, simulated and compared using Mietec CMOS 0.7 mu m process and the Cadence/BSIM3v3 tool with active or L-biased DC-bias circuitries. Since there is an intension to use LNAs for GSM and S-band low earth orbit (LEO) space applications, the operating frequencies have been chosen as 900MHz, 2025 MHz and 2210 MHz.

Subject Keywords

low noise amplifier, LNA, Receiver

URI

https://hdl.handle.net/11511/66030

Collections

Unclassified, Conference / Seminar

Suggestions

OpenMETU
Core

CMOS LNA design for LEO space S-Band applications Telli, A; Askar, M (2003-05-07) In this study, LNAs for low earth orbit (LEO) S-Band uplink/downlink "System-on-Chip" receiver stages with different topologies are designed and simulated using the Mietec CMOS 0.7mum process and the Cadence/BSIM3v3 tool.
CMOS planar spiral inductor modeling and low noise amplifier design Telli, A; Demir, S; Askar, M (Elsevier BV, 2006-01-01) During this study, various narrowband single-ended inductive source degenerated Low Noise Amplifiers (LNAs) for GSM and S-band low earth orbit (LEO) space applications have been designed, simulated and compared using Mietec CMOS 0.7 mu m process and the Cadence/BSIM3v3. To get more realistic results, parasitic effects due to layout have been calculated and added to the simulations. Also, considering the inductive source degenerative topology, most of the attention is given on the modeling of planar spiral i...
Broadband analogue predistortion using a distortion generator based on two-stage RF mixer topology Nesimoglu, Tayfun (2018-01-01) An analogue predistorter using a distortion generator based on a two-stage radio frequency mixer topology is presented. The proposed distortion generator achieves fundamental signal cancellation without using a signal cancellation loop or a resonant circuit, thus it generates an error signal that predominantly consists of unwanted intermodulation distortion (IMD). Measurements are performed using multi-tones, WLAN- and Terrestrial Trunked Radio (TETRA)-modulated signals. Distortion generator provides high l...
Comparison of PWM and PFM induction drives ID in,egarding audible noise and vibration for household applications Ertan, Hulusi Bülent (2004-11-01) This paper is aimed at comparing the performance of pulse frequency modulation (PFM) and pulsewidth modulation (PWM) techniques regarding audible noise generated from inverter-driven induction motors. For the purpose of illustrating the performance of the two modulation techniques, a drive developed for washing machine applications is considered. First, the measured and simulated harmonic content of this inverter is compared with the measured harmonic spectrum of a three-phase input-output commercial variab...
A CMOS High Frequency Pulse Width Modulation Integrated Circuit Sahin, Osman Ulas; Kocer, Fatih (2016-08-05) In this work, a high frequency pulse width modulation (PWM) integrated circuit (IC) designed and implemented in a commercial 0.35 mu m CMOS process is presented. Based on natural sampling method, the proposed PWM IC can generate both a PWM signal and its inverse for arbitrary frequencies up to 5 MHz. The PWM frequency can he adjusted via an external clock and an off-chip capacitor. The duty cycle of the PWM signal can be linearly varied from 5% to 95% by changing the input signal. Thanks to its analog trian...

Citation Formats

A. Telli and M. Askar, “Cmos LNA design for system-on-chip receiver stages,” 2004, p. 171, Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/66030.