Show/Hide Menu
Hide/Show Apps
Logout
Türkçe
Türkçe
Search
Search
Login
Login
OpenMETU
OpenMETU
About
About
Open Science Policy
Open Science Policy
Open Access Guideline
Open Access Guideline
Postgraduate Thesis Guideline
Postgraduate Thesis Guideline
Communities & Collections
Communities & Collections
Help
Help
Frequently Asked Questions
Frequently Asked Questions
Guides
Guides
Thesis submission
Thesis submission
MS without thesis term project submission
MS without thesis term project submission
Publication submission with DOI
Publication submission with DOI
Publication submission
Publication submission
Supporting Information
Supporting Information
General Information
General Information
Copyright, Embargo and License
Copyright, Embargo and License
Contact us
Contact us
VLSI implementation of a digital PN matched filter.
Download
056857.pdf
Date
1996
Author
Altıntaş, Mustafa
Metadata
Show full item record
Item Usage Stats
78
views
0
downloads
Cite This
URI
https://hdl.handle.net/11511/11033
Collections
Graduate School of Natural and Applied Sciences, Thesis
Suggestions
OpenMETU
Core
VLSI implementation of low-power current-mode,cmos algorithmic analog-to-digital convertes
Tezel, Abdulbaki; Akın, Tayfun; Department of Electrical and Electronics Engineering (1999)
VLSI implementation of a microprocessor compatible 128 BIT programmable correlator.
Ungan, İsmail Enis; Department of Electrical and Electronics Engineering (1989)
VLSI implementation of FIR filters by using genetic algorithms
Öner, Mehmet; Aşkar, Murat; Department of Electrical and Electronics Engineering (2000)
Vlsirealization of 8x8-bit pipelined residue arithmetic multiplier.
Enver, Fuad; Department of Electrical and Electronics Engineering (1992)
Fpga implementation of jointly operating channel estimator and parallelized decoder
Kılcıoğlu, Çağlar; Yılmaz, Ali Özgür; Department of Electrical and Electronics Engineering (2009)
In this thesis, implementation details of a joint channel estimator and parallelized decoder structure on an FPGA-based platform is considered. Turbo decoders are used for the decoding process in this structure. However, turbo decoders introduce large decoding latencies since they operate in an iterative manner. To overcome that problem, parallelization is applied to the turbo codes and the resulting parallel decodable turbo code (PDTC) structure is employed for coding. The performance of a PDTC decoder and...
Citation Formats
IEEE
ACM
APA
CHICAGO
MLA
BibTeX
M. Altıntaş, “VLSI implementation of a digital PN matched filter.,” Middle East Technical University, 1996.