Vlsirealization of 8x8-bit pipelined residue arithmetic multiplier.

Download

Date

1992

Author

Enver, Fuad

Metadata

Show full item record

Item Usage Stats

URI

https://hdl.handle.net/11511/11734

Collections

Graduate School of Natural and Applied Sciences, Thesis

Suggestions

OpenMETU
Core

VLSI implementation of a digital PN matched filter. Altıntaş, Mustafa; Aşkar, Murat; Department of Electrical and Electronics Engineering (1996)
VLSI implementation of a microprocessor compatible 128 BIT programmable correlator. Ungan, İsmail Enis; Department of Electrical and Electronics Engineering (1989)
VLSI implementation of low-power current-mode,cmos algorithmic analog-to-digital convertes Tezel, Abdulbaki; Akın, Tayfun; Department of Electrical and Electronics Engineering (1999)
VLSI implementation of FIR filters by using genetic algorithms Öner, Mehmet; Aşkar, Murat; Department of Electrical and Electronics Engineering (2000)
Vm - Ve Oscillation search in CHARM-II experiment at CERN Serin Zeyrek, Meltem; Tolun, Perihan; Department of Physics (1992)

Citation Formats

F. Enver, “Vlsirealization of 8x8-bit pipelined residue arithmetic multiplier.,” Middle East Technical University, 1992.