Asynchronous design of systolic array architectures in cmos

İsmailoğlu, Ayşe Neslin
In this study, delay-insensitive asynchronous circuit design style has been adopted to systolic array architectures to exploit the benefits of both techniques for improved throughput. A delay-insensitivity verification analysis method employing symbolic delays is proposed for bit-level pipelined asynchronous circuits. The proposed verification method allows datadependent early output evaluation to co-exist with robust delay-insensitive circuit behavior in pipelined architectures such as systolic arrays. Regardless of the length of the pipeline, delay-insensitivity verification of a systolic array with early output evaluation paths in onedimension is reduced to analysis of three adjacent systoles for eight possible early/late output evaluation scenarios. Analyzing both combinational and sequential parts concurrently, delay-insensitivity violations are located and corrected at structural level, without diminishing the early output evaluation benefits. Since symbolic delays are used without imposing any timing constraints on the environment; the method is technology independent and robust against all physical and environmental variations. To demonstrate the verification method, adders are selected for being at the core of data processing systems. Two asynchronous adder topologies in the delay-insensitive dual-rail threshold logic style, having data-dependent early carry evaluation paths, are converted into bit-level pipelined systolic arrays. On these adders, data-dependent delay-insensitivity violations are detected and resolved using the proposed verification technique. The modified adders achieved the targeted O(log2n) average completion time and -as a result of bit-level pipelining- nearly constant throughput against increased bit-length. The delay-insensitivity verification method could further be extended to handle more early output evaluation paths in multi-dimension.


High performance readout and control electronics for mems gyroscopes
Şahin, Emre; Akın, Tayfun; Department of Electrical and Electronics Engineering (2009)
This thesis reports the development of various high performance readout and control electronics for implementing angular rate sensing systems using MEMS gyroscopes developed at METU. First, three systems with open loop sensing mechanisms are implemented, where each system has a different drive-mode automatic gain controlled (AGC) self-oscillation loop approach, including (i) square wave driving signal with DC off-set named as OLS_SquD, (ii) sinusoidal driving signal with DC off-set named as OLS_SineD, and i...
Capacitive cmos readout circuits for high performance mems accelerometers
Kepenek, Reha; Külah, Haluk; Department of Electrical and Electronics Engineering (2008)
This thesis presents the development of high resolution, wide dynamic range sigma-delta type readout circuits for capacitive MEMS accelerometers. Designed readout circuit employs fully differential closed loop structure with digital output, achieving high oversampling ratio and high resolution. The simulations of the readout circuit together with the accelerometer sensor are performed using the models constructed in Cadence and Matlab Simulink environments. The simulations verified the stability and proper ...
Fault tolerant deployment, search, and task xooperatıve control of robot/sensor networks
Akın, Berkant; Erkmen, İsmet; Department of Electrical and Electronics Engineering (2005)
This thesis focuses on developing of a distributed, efficient and fault tolerant multiresolutional architecture for sensor networks. For demonstrative purpose, a powerful simulation environment using 3D environment model has been developed. The robot network is composed of autonomous robots capable of working cooperatively equipped with single typed simple sensor. The developed layered control architecture is hybrid including both subsumption and motor schema control strategies. In this proposed control met...
Modelling and noise analysis of closed-loop capacitive sigma-delta mems accelerometer
Boğa, Biter; Külah, Haluk; Department of Electrical and Electronics Engineering (2009)
This thesis presents a detailed SIMULINK model for a conventional capacitive Σ-Δ accelerometer system consisting of a MEMS accelerometer, closed-loop readout electronics, and signal processing units (e.g. decimation filters). By using this model, it is possible to estimate the performance of the full accelerometer system including individual noise components, operation range, open loop sensitivity, scale factor, etc. The developed model has been verified through test results using a capacitive MEMS accelero...
Effects of parallel programming design patterns on the performance of multi-core processor based real time embedded systems
Kekeç, Burak; Bilgen, Semih; Department of Electrical and Electronics Engineering (2010)
Increasing usage of multi-core processors has led to their use in real time embedded systems (RTES). This entails high performance requirements which may not be easily met when software development follows traditional techniques long used for single processor systems. In this study, parallel programming design patterns especially developed and reported in the literature will be used to improve RTES implementations on multi-core systems. Specific performance parameters will be selected for assessment, and pe...
Citation Formats
A. N. İsmailoğlu, “Asynchronous design of systolic array architectures in cmos,” Ph.D. - Doctoral Program, Middle East Technical University, 2008.