Show/Hide Menu
Hide/Show Apps
Logout
Türkçe
Türkçe
Search
Search
Login
Login
OpenMETU
OpenMETU
About
About
Open Science Policy
Open Science Policy
Open Access Guideline
Open Access Guideline
Postgraduate Thesis Guideline
Postgraduate Thesis Guideline
Communities & Collections
Communities & Collections
Help
Help
Frequently Asked Questions
Frequently Asked Questions
Guides
Guides
Thesis submission
Thesis submission
MS without thesis term project submission
MS without thesis term project submission
Publication submission with DOI
Publication submission with DOI
Publication submission
Publication submission
Supporting Information
Supporting Information
General Information
General Information
Copyright, Embargo and License
Copyright, Embargo and License
Contact us
Contact us
Effects of parallel programming design patterns on the performance of multi-core processor based real time embedded systems
Download
index.pdf
Date
2010
Author
Kekeç, Burak
Metadata
Show full item record
Item Usage Stats
228
views
95
downloads
Cite This
Increasing usage of multi-core processors has led to their use in real time embedded systems (RTES). This entails high performance requirements which may not be easily met when software development follows traditional techniques long used for single processor systems. In this study, parallel programming design patterns especially developed and reported in the literature will be used to improve RTES implementations on multi-core systems. Specific performance parameters will be selected for assessment, and performance of traditionally developed software will be compared with that of software developed using parallel programming patterns.
Subject Keywords
Electrical engineering.
URI
http://etd.lib.metu.edu.tr/upload/12612101/index.pdf
https://hdl.handle.net/11511/19536
Collections
Graduate School of Natural and Applied Sciences, Thesis
Suggestions
OpenMETU
Core
Asynchronous design of systolic array architectures in cmos
İsmailoğlu, Ayşe Neslin; Aşkar, Murat; Department of Electrical and Electronics Engineering (2008)
In this study, delay-insensitive asynchronous circuit design style has been adopted to systolic array architectures to exploit the benefits of both techniques for improved throughput. A delay-insensitivity verification analysis method employing symbolic delays is proposed for bit-level pipelined asynchronous circuits. The proposed verification method allows datadependent early output evaluation to co-exist with robust delay-insensitive circuit behavior in pipelined architectures such as systolic arrays. Reg...
High performance readout and control electronics for mems gyroscopes
Şahin, Emre; Akın, Tayfun; Department of Electrical and Electronics Engineering (2009)
This thesis reports the development of various high performance readout and control electronics for implementing angular rate sensing systems using MEMS gyroscopes developed at METU. First, three systems with open loop sensing mechanisms are implemented, where each system has a different drive-mode automatic gain controlled (AGC) self-oscillation loop approach, including (i) square wave driving signal with DC off-set named as OLS_SquD, (ii) sinusoidal driving signal with DC off-set named as OLS_SineD, and i...
Investigation of multilevel inverters for d-statcom applications
Deniz, Mustafa; Ermiş, Muammer; Department of Electrical and Electronics Engineering (2009)
The most important advantages of Multilevel Inverters are the absence of a coupling transformer for medium voltage applications and low harmonic current content. In this way, relocatable and economical STATCOM systems can be realized. Complex control algorithms and the isolation problems of measurement devices and power supplies are the main challenging parts of this type of application. In this study, the design, realization, and the performance of a Voltage Source Type Cascaded Multilevel Converter Based ...
Implementation of a distributed video codec
Işık, Cem Vedat; Akar, Gözde; Department of Electrical and Electronics Engineering (2008)
Current interframe video compression standards such as the MPEG4 and H.264, require a high-complexity encoder for predictive coding to exploit the similarities among successive video frames. This requirement is acceptable for cases where the video sequence to be transmitted is encoded once and decoded many times. However, some emerging applications such as video-based sensor networks, power-aware surveillance and mobile video communication systems require computational complexity to be shifted from encoder ...
Modelling and noise analysis of closed-loop capacitive sigma-delta mems accelerometer
Boğa, Biter; Külah, Haluk; Department of Electrical and Electronics Engineering (2009)
This thesis presents a detailed SIMULINK model for a conventional capacitive Σ-Δ accelerometer system consisting of a MEMS accelerometer, closed-loop readout electronics, and signal processing units (e.g. decimation filters). By using this model, it is possible to estimate the performance of the full accelerometer system including individual noise components, operation range, open loop sensitivity, scale factor, etc. The developed model has been verified through test results using a capacitive MEMS accelero...
Citation Formats
IEEE
ACM
APA
CHICAGO
MLA
BibTeX
B. Kekeç, “Effects of parallel programming design patterns on the performance of multi-core processor based real time embedded systems,” M.S. - Master of Science, Middle East Technical University, 2010.