Performance improvement of vlsi circuits with clock scheduling

Download
2009
Kapucu, Kerem
Clock scheduling is studied to improve the performance of synchronous sequential circuits. The performance improvement covers the optimization of the clock frequency and the peak power consumption, separately. For clock period minimization, cycle stealing method is utilized, in which the redundant cycle time of fast combinational logic is transferred to slower logic by proper clock skew adjustment of registers. The clock scheduling system determines the minimum clock period that a synchronous sequential circuit can operate without hazards. The timing of each register is adjusted for operation with the minimum clock period. The dependence of the propagation delays of combinational gates on load capacitance values are modeled in order to increase the accuracy of the clock period minimization algorithm. Simulation results show up to 45% speed-up for circuits that are scheduled by the system. For peak power minimization, the dependence of the switching currents of circuit elements on the load capacitance values are modeled. A new method, namely the Shaped Pulse Approximation Method (SPA), is proposed for the estimation of switching power dissipation of circuit elements for arbitrary capacitive loads. The switching current waves can accurately be estimated by using the SPA method with less than 10% normalized rms error. The clock scheduling algorithm of Takahashi for the reduction of the peak power consumption of synchronous sequential circuits is implemented using the SPA method. Up to 73% decrease in peak power dissipation is observed in simulation results when proper clock scheduling scheme is applied to test circuits.

Suggestions

Performance of parallel decodable turob and repeat-accumulate codes implemented on an fpga platform
Erdin, Enes; Yılmaz, Ali Özgür; Department of Electrical and Electronics Engineering (2009)
In this thesis, we discuss the implementation of a low latency decoding algorithm for turbo codes and repeat accumulate codes and compare the implementation results in terms of maximum available clock speed, resource consumption, error correction performance, and the data (information bit) rate. In order to decrease the latency a parallelized decoder structure is introduced for these mentioned codes and the results are obtained by implementing the decoders on a field programmable gate array. The memory coll...
EXECUTION TIME MODELING WITH SINGLE NODE GATHER PROBLEM ON TRANSPUTERS
UNAL, E; GURAN, H (Informa UK Limited, 1994-01-01)
A methodology is presented for estimating the total execution time of loosely coupled parallel processing applications. The single node gather problem is considered as the communication primitive. The derived model is verified and illustrated on an image processing application with a network of transputers connected as a ternary tree. The expected execution times obtained by the model are validated experimentally and the model is then used to estimate the performance of the system with larger transputer net...
Joint frequency offset and channel estimation
Avan, Muhammet; Candan, Çağatay; Department of Electrical and Electronics Engineering (2008)
In this thesis study, joint frequency offset and channel estimation methods for single-input single-output (SISO) systems are examined. The performance of maximum likelihood estimate of the parameters are studied for different training sequences. Conventionally training sequences are designed solely for the channel estimation purpose. We present a numerical comparison of different training sequences for the joint estimation problem. The performance comparisons are made in terms of mean square estimation err...
Synchronization of linear systems via relative actuation
Tuna, Sezai Emre (Elsevier BV, 2019-12-01)
Synchronization in networks of discrete-time linear time-invariant systems is considered under relative actuation. Neither input nor output matrices are assumed to be commensurable. A distributed algorithm that ensures synchronization via dynamic relative output feedback is presented.
Performance Enhancement of the Single-Phase Series Active Filter by Employing the Load Voltage Waveform Reconstruction and Line Current Sampling Delay Reduction Methods
Senturk, Osman S.; Hava, Ahmet Masum (Institute of Electrical and Electronics Engineers (IEEE), 2011-08-01)
This paper proposes the waveform reconstruction method (WRM), which is utilized in the single-phase series active filter's (SAF's) control algorithm, in order to extract the load harmonic voltage component of voltage harmonic type single-phase diode rectifier loads. Employing WRM and the line current sampling delay reduction method, a single-phase SAF compensated system provides higher harmonic isolation performance and higher stability margins compared to the system using conventional synchronous-reference...
Citation Formats
K. Kapucu, “Performance improvement of vlsi circuits with clock scheduling,” M.S. - Master of Science, Middle East Technical University, 2009.