FPGA implementation of a network-on-chip

Download

index.pdf

Date

2011

Author

Kılınç, İsmail Özsel

Metadata

Show full item record

Item Usage Stats

257
views

82
downloads

This thesis aims to design a Network-on-Chip (NoC) that performs wormhole flow control method and source routing and aims to describe the design in VHDL language and implement it on an FPGA platform. In order to satisfy the diverse needs of different network traffic, the thesis aims to design the NoC in such a way that it can be modified via a user interface, which changes the descriptions in the VHDL source code. Network topology, number of router ports, number of virtual channels, buffer size and flit size are the features of the designed NoC that can be modified. In this thesis, interfaces and operations of the blocks in the NoC are defined through block diagrams and algorithmic state machines. Verification of these blocks is performed not only on computer environment via simulations tools, but also in real world. To achieve this, source nodes generating dummy flits are also designed which communicate with our user interface via RS-232 generating flits according to the information provided by the user and monitoring the received flits from other source nodes in real-time.

Subject Keywords

Networks on a chip.

URI

http://etd.lib.metu.edu.tr/upload/12613635/index.pdf
https://hdl.handle.net/11511/20957

Collections

Graduate School of Natural and Applied Sciences, Thesis

Suggestions

OpenMETU
Core

Implementation and evaluation of the dependability plane for the dynamic distributed dependable real time industrial protocol ((D₃RIP)) Sezer, Ömer Berat; Schmidt, Şenan Ece; Schmidt, Kalus Werner; Department of Electrical and Electronics Engineering (2013) Dynamic Distributed Dependable Real Time Ethernet Industrial Protocol (D3RIP) is a real time industrial communication protocol that runs over shared-medium Ethernet with COTS hardware. The protocol consists of an interface layer that enables time slotted communication and a coordination layer that guarantees collision avoidance and timely delivery of real time messages generated by the control application. At the current development stage, these two layers of the protocol are fully implemented and tested. T...
Energy and buffer aware application mapping for networks on chip Çelik, Coşkun; Bazlamaçcı, Cüneyt Fehmi; Department of Electrical and Electronics Engineering (2013) Network-on-Chip (NoC) is a developing and promising on-chip communication paradigm that improves scalability and performance of System-on-Chips. NoC design flow contains many problems from different areas, for example networking, embedded design and computer architecture. Application mapping is one of these problems, which is generally considered as a communication energy minimization problem. This dissertation approaches to this problem from a networking point of view and tries to find a mapping solution w...
Design of advanced motion command generators utilizing FPGA Yaman, Ulaş; Dölen, Melik; Department of Mechanical Engineering (2010) In this study, universal motion command generator systems utilizing a Field Programmable Gate Array (FPGA) and an interface board for Robotics and Computer Numerical Control (CNC) applications have been developed. These command generation systems can be classified into two main groups as polynomial approximation and data compression based methods. In the former type of command generation methods, the command trajectory is firstly divided into segments according to the inflection points. Then, the segments a...
Farklı nitelikteki biyolojik ağların entegrasyonu ve yerel topolojik özellik vektörleri tabanlı karşılaştırılması Akarsu, Andaç; Aydın Son, Yeşim; Can, Tolga(2016) In this project, we developed a framework for the analysis of integrated genome-scale networks using using directed graphlet signatures. In addition, we developed a novel graph layout algorithm specific for visualizing aligned networks. Analysis of integrated genome-scale networks is a challenging problem due to heterogeneity of high-throughput data. There are several topological measures, such as graphlet counts, for characterization of biological networks. In this project, we present methods for counting ...
An asynchronous system design and implementation of an FPGA Ayyıldız, Nizam; Güran, Hasan; Department of Electrical and Electronics Engineering (2006) Field Programmable Gate Arrays (FPGAs) are widely used in prototyping digital circuits. However commercial FPGAs are not very suitable for asynchronous design. Both the architecture of the FPGAs and the synthesis tools are mostly tailored to synchronous design. Therefore potential advantages of the asynchronous circuits could not be observed when they are implemented on commercial FPGAs. This is shown by designing an asynchronous arithmetic logic unit (ALU), implemented in the style of micropipelines, on th...

Citation Formats

İ. Ö. Kılınç, “FPGA implementation of a network-on-chip,” M.S. - Master of Science, Middle East Technical University, 2011.