Energy and buffer aware application mapping for networks on chip

Download

index.pdf

Date

2013

Author

Çelik, Coşkun

Metadata

Show full item record

Item Usage Stats

138
views

44
downloads

Network-on-Chip (NoC) is a developing and promising on-chip communication paradigm that improves scalability and performance of System-on-Chips. NoC design flow contains many problems from different areas, for example networking, embedded design and computer architecture. Application mapping is one of these problems, which is generally considered as a communication energy minimization problem. This dissertation approaches to this problem from a networking point of view and tries to find a mapping solution which improves the network performance in terms of the number of packets in the buffers while still minimizing the total communication energy consumption. For this purpose an on-chip network traffic model is required. Self similarity is a traffic model that is used to characterize Ethernet and/or wide area network traffic, as well as most of on-chip network traffic. In this thesis, by using an on-chip traffic characterization that contains self similarity, an application mapping problem definition that contains both energy and buffer utilization concerns is proposed. In order to solve this intractable problem a genetic algorithm based model is implemented. Execution of the algorithm on different test cases has proved that such a mapping formulation avoids high buffer utilizations while still keeping the communication energy low.

Subject Keywords

Networks on a chip., Embedded computer systems., Genetic algorithms.

URI

http://etd.lib.metu.edu.tr/upload/12615753/index.pdf
https://hdl.handle.net/11511/22555

Collections

Graduate School of Natural and Applied Sciences, Thesis

Suggestions

OpenMETU
Core

Energy and buffer aware application mapping for networks-on-chip with self similar traffic Celik, Coskun; Bazlamaçcı, Cüneyt Fehmi (Elsevier BV, 2013-11-01) Networks-on-chip (NoC) is a promising on-chip communication paradigm that improves scalability and performance of System-on-Chips. NoC design flow contains many problems from different areas, such as networking, embedded design and computer architecture. Application mapping is one of these problems, which is generally considered in the form of a communication energy minimization problem. Self similarity is a traffic model that is used to characterize Ethernet and/or wide area network traffic, as well as on-...
Software implementations of QoS scheduling algorithms for high speed networks / Pehlivanlı, Aydın; Schmidt, Şenan Ece; Department of Electrical and Electronics Engineering (2015) The end to end Quality of Service (QoS) support for the dominating multimedia traffic in the contemporary computer networks is achieved by implementing schedulers in the routers and deploying traffic shapers. To this end, realistic modeling and simulation of these components is essential for network performance evaluation. The first contribution of this thesis is the design and implementation of a C++ simulator QueST (Quality of Service simulaTor) for this task. QueST is a modular cycle accurate simulator w...
Energy efficient wireless unicast routing alternatives for machine-to-machine networks Tekbiyik, Neyre; Uysal, Elif (Elsevier BV, 2011-09-01) Machine-to-machine (M2M) communications is a new and rapidly developing technology for large-scale networking of devices without dependence on human interaction. Energy efficiency is one of the important design objectives for machine-to-machine network architectures that often contain multihop wireless subnetworks. Constructing energy-efficient routes for sending data through such networks is important not only for the longevity of the nodes which typically depend on battery energy, but also for achieving a...
FPGA implementation of a network-on-chip Kılınç, İsmail Özsel; Bazlamaçcı, Cüneyt Fehmi; Department of Electrical and Electronics Engineering (2011) This thesis aims to design a Network-on-Chip (NoC) that performs wormhole flow control method and source routing and aims to describe the design in VHDL language and implement it on an FPGA platform. In order to satisfy the diverse needs of different network traffic, the thesis aims to design the NoC in such a way that it can be modified via a user interface, which changes the descriptions in the VHDL source code. Network topology, number of router ports, number of virtual channels, buffer size and flit siz...
Routing algorithms for on chip networks Atagoziyev, Maksat; Schmidt, Şenan Ece; Department of Electrical and Electronics Engineering (2007) Network-on-Chip (NoC) is communication infrastructure for future multi-core Systems-on-Chip (SoCs). NoCs are expected to overcome scalability and performance limitations of Point-to-Point (P2P) and bus-based communication systems. The routing algorithm of a given NoC affects the performance of the system measured with respect to metrics such as latency, throughput and load distribution. In this thesis, the popular Orthogonal One Turn (O1TURN) and Dimension Order Routing algorithms (DOR) for 2D-meshes are im...

Citation Formats

C. Çelik, “Energy and buffer aware application mapping for networks on chip,” Ph.D. - Doctoral Program, Middle East Technical University, 2013.