Show/Hide Menu
Hide/Show Apps
Logout
Türkçe
Türkçe
Search
Search
Login
Login
OpenMETU
OpenMETU
About
About
Open Science Policy
Open Science Policy
Open Access Guideline
Open Access Guideline
Postgraduate Thesis Guideline
Postgraduate Thesis Guideline
Communities & Collections
Communities & Collections
Help
Help
Frequently Asked Questions
Frequently Asked Questions
Guides
Guides
Thesis submission
Thesis submission
MS without thesis term project submission
MS without thesis term project submission
Publication submission with DOI
Publication submission with DOI
Publication submission
Publication submission
Supporting Information
Supporting Information
General Information
General Information
Copyright, Embargo and License
Copyright, Embargo and License
Contact us
Contact us
A low latency, high throughput and scalable hardware architecture for flow tables in software defined networks
Download
index.pdf
Date
2016
Author
Eral, Göksan
Metadata
Show full item record
Item Usage Stats
249
views
124
downloads
Cite This
Software Defined Networking (SDN) is a new paradigm which requires multi-field packet classification for each received packet by looking up Flow Tables which contain a large number of rules and corresponding actions. The rules are defined by upto 15 packet header fields including IP source and destination address. If more than one rule rule matches then the action of the highest priority rule is executed. Furthermore rules with wildcard fields are possible. The SDN Flow Table should scale with the rule count while providing high throughput supporting the Gbps network data rates. In addition, recent data center applications such as high frequency/speed trading require ultra low latency. Motivated by these requirements, this thesis proposes Fast Scalable SDN Table (FASST), a hardware architecture for a low latency, scalable and high throughput SDN Flow Table Implementation. FASST provides a high throughput up to 200 Mega-Packet-Per-Second (MPPS) while achieving a very low average latency. To this end, FASST caches the frequently accessed rules exploiting the known temporal locality in the network traffic. FASST is implemented and evaluated on real hardware using Altera Stratix-V state-of-the-art FPGA. For a network characteristics showing strong locality, FASST always achieves a lower average latency compared to recent works with a decrease of up to %97.
Subject Keywords
Computer architecture.
,
Computer network architectures.
,
Field programmable gate arrays.
URI
http://etd.lib.metu.edu.tr/upload/12620358/index.pdf
https://hdl.handle.net/11511/25937
Collections
Graduate School of Natural and Applied Sciences, Thesis
Suggestions
OpenMETU
Core
Computational platform for predicting lifetime system reliability profiles for different structure types in a network
Akgül, Ferhat (2004-01-01)
This paper presents a computational platform for predicting the lifetime system reliability profiles for different structure types located in an existing network. The computational platform has the capability to incorporate time-variant live load and resistance models. Following a review of the theoretical basis, the overall architecture of the computational platform is described. Finally, numerical examples of three existing bridges (i.e., a steel, a prestressed concrete, and a hybrid steel-concrete bridge...
Data plane-based defense system against DDoS attacks for software defined networks
Gözütok, Ahmet; Bazlamaçcı, Cüneyt Fehmi; Department of Electrical and Electronics Engineering (2018)
Software Defined Network (SDN) is a new networking architecture. It offers promising advances and provides remarkable solutions to certain challenges in this area, yet it is still vulnerable to Distributed Denial of Service (DDoS) attacks. DDoS attacks cause devastating impacts on the SDN architecture, which may lead to failure of an entire SDN network. There is no generally accepted network defense system against these attacks for SDN architecture; in addition, there are many unresolved problems in this ar...
FASST: A high performance scalable rule table hardware architecture for software defined networks-FASST: Yazılım Tanımlı Bilgisayar Agları içinYüksek Ba¸sarımlı, Ölçeklenebilir bir Kural TablosuDonanım Mimarisi
ERAL, GÖKSAN; Schmidt, Şenan Ece (2018-07-09)
In this paper, a new hardware architecture FASST, which can provide high performance in packet classification for SDN Rule Tables, is proposed. FASST achieves high throughput at very low packet latency using a TCAM-based parallel cache, temporal locality in the network and FPGA hardware parallelism. FASST is implemented and evaluated on Altera Stratix-V FPGA and 200 M packets/s throughput is verified functionally. FASST achieves a significantly lower average packet latency by exploiting the strong temporal ...
A simple and effective mechanism for stored video streaming with TCP transport and server-side adaptive frame discard
Gurses, E; Akar, Gözde; Akar, N (Elsevier BV, 2005-07-15)
Transmission control protocol (TCP) with its well-established congestion control mechanism is the prevailing transport layer protocol for non-real time data in current Internet Protocol (IP) networks. It would be desirable to transmit any type of multimedia data using TCP in order to take advantage of the extensive operational experience behind TCP in the Internet. However, some features of TCP including retransmissions and variations in throughput and delay, although not catastrophic for non-real time data...
Performance analysis of a power aware routing protocol for ad hoc networks
Yazıcı, Mehmet Akif; Bilgen, Semih; Department of Electrical and Electronics Engineering (2006)
In this thesis, performance of the Contribution Reward Routing Protocol with Shapley Value (CAP-SV), a power-aware routing protocol for ad hoc networking is analyzed. Literature study on ad hoc network routing and ower-awareness is given. The overhead induced by the extra packets of the redirection mechanism of CAP-SV is formulized and the factors affecting this overhead are discussed. Then, the power consumption of CAP-SV is analytically analized using a linear power consumption model. It is shown that CAP...
Citation Formats
IEEE
ACM
APA
CHICAGO
MLA
BibTeX
G. Eral, “A low latency, high throughput and scalable hardware architecture for flow tables in software defined networks,” M.S. - Master of Science, Middle East Technical University, 2016.