Implementation and performance of parallellised turbo decoders

Date

2011-01-04

Author

Yılmaz, Ali Özgür
Yılmaz, Ayşen

Metadata

Show full item record

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

Item Usage Stats

118
views

0
downloads

In this study, the authors discuss the implementation of a low latency decoding algorithm for turbo codes and repeat accumulate codes and compare the implementation results in terms of maximum available clock speed, resource consumption, error correction performance and the data (information bit) rate. In order to decrease the latency a parallellised decoder structure is introduced for these mentioned codes and the results are obtained by implementing the decoders on a field programmable gate array. The memory collision problem is avoided by using collision-free interleavers. Through a proposed quantisation scheme and normalisation in forward/backward recursions, computational issues are handled for overcoming the overflow and underflow issues in a fixed point arithmetic. Also, the effect of different implementation styles are observed.

Subject Keywords

Low-power, Desıgn, Architecture

URI

https://hdl.handle.net/11511/30228

Journal

IET COMMUNICATIONS

DOI

https://doi.org/10.1049/iet-com.2009.0647

Collections

Graduate School of Natural and Applied Sciences, Article

Suggestions

OpenMETU
Core

Performance of parallel decodable turob and repeat-accumulate codes implemented on an fpga platform Erdin, Enes; Yılmaz, Ali Özgür; Department of Electrical and Electronics Engineering (2009) In this thesis, we discuss the implementation of a low latency decoding algorithm for turbo codes and repeat accumulate codes and compare the implementation results in terms of maximum available clock speed, resource consumption, error correction performance, and the data (information bit) rate. In order to decrease the latency a parallelized decoder structure is introduced for these mentioned codes and the results are obtained by implementing the decoders on a field programmable gate array. The memory coll...
Power-delay optimized VLSI threshold detection circuits and their use in parallel integer multiplication Ercan, Furkan; Muhtaroğlu, Ali; Sustainable Environment and Energy Systems (2015-6) Threshold detection is a fundamental logic function that has broad use in arithmetic processors, and other digital applications. Thus, any improvement in threshold detection in terms of power and/or delay contributes significantly to the field of digital circuit design. A recently reported parallel integer multiplier architecture, ABACUS, uses column compression networks to compress partial products through the final addition network. Architecture of column compression network of ABACUS is suitable for thre...
Optimizations of antennas using heuristic algorithms supported by the multilevel fast multipole algorithm Önol, Can; Ergül, Özgür Salih; Department of Electrical and Electronics Engineering (2015) In this study, an optimization environment based on heuristic algorithms supported by the multilevel fast multipole algorithm (MLFMA) is presented for different antenna problems involving either excitation or geometry optimizations. The heuristic algorithms are implemented in-house by aiming more effective interactions between electromagnetic solvers and optimization algorithms, instead of black box interactions. Excitation optimizations of various array geometries for desired radiation characteristics are ...
Performance Comparison of Different Sparse Array Configurations for Ultra-Wideband, Near-field Imaging Applications Cetin, Beyzat Talat; Alatan, Lale (2017-03-24) The aim of this study is to compare the performance of different multiple-input multiple-output (MIMO) array topologies, intended to be used in ultra-wideband (UWB) near-field imaging applications, by using an analysis method that does not include the effects of image reconstruction algorithm. For this purpose, maximum projection method, previously proposed for the analysis of UWB arrays under far-field conditions, is utilized and modified to obtain two way beam patterns of UWB arrays operating in the near-...
IMPLEMENTATION OF GAIN CONTROL AS IP CORE Karabalkan, Melike Atay; Ermis, Ercan; Oner, Mehmet (2016-05-19) Stable output level increases the accuracy of further signal processing algorithms. So, gain control algorithms are important preprocessing steps. On the other hand, implementation of gain control algorithms vary depending on environment and performance parameters. In this case, the algorithms are required re-implementation. Re-implementation is a time consuming process especially for embedded signal processing platforms like FPGA. Implementation of signal processing algorithms as IP Cores are recommended t...

Citation Formats

A. Ö. Yılmaz and A. Yılmaz, “Implementation and performance of parallellised turbo decoders,” IET COMMUNICATIONS, pp. 39–50, 2011, Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/30228.