Performance of parallel decodable turob and repeat-accumulate codes implemented on an fpga platform

Download
2009
Erdin, Enes
In this thesis, we discuss the implementation of a low latency decoding algorithm for turbo codes and repeat accumulate codes and compare the implementation results in terms of maximum available clock speed, resource consumption, error correction performance, and the data (information bit) rate. In order to decrease the latency a parallelized decoder structure is introduced for these mentioned codes and the results are obtained by implementing the decoders on a field programmable gate array. The memory collision problem is avoided by using collision-free interleavers. Through a proposed quantization scheme and normalization approximations, computational issues are handled for overcoming the overflow and underflow issues in a fixed point arithmetic. Also, the effect of different implementation styles are observed.

Suggestions

Implementation and performance of parallellised turbo decoders
Yılmaz, Ali Özgür; Yılmaz, Ayşen (2011-01-04)
In this study, the authors discuss the implementation of a low latency decoding algorithm for turbo codes and repeat accumulate codes and compare the implementation results in terms of maximum available clock speed, resource consumption, error correction performance and the data (information bit) rate. In order to decrease the latency a parallellised decoder structure is introduced for these mentioned codes and the results are obtained by implementing the decoders on a field programmable gate array. The mem...
Cooperative interval games
Alparslan Gök, Sırma Zeynep; Weber, Gerhard Wilhelm; Department of Scientific Computing (2009)
Interval uncertainty affects our decision making activities on a daily basis making the data structure of intervals of real numbers more and more popular in theoretical models and related software applications. Natural questions for people or businesses that face interval uncertainty in their data when dealing with cooperation are how to form the coalitions and how to distribute the collective gains or costs. The theory of cooperative interval games is a suitable tool for answering these questions. In this ...
Design and fpga implementation of an efficient deinterleaving algorithm
Olgun, Muhammet Ertuğ; Akar, Gözde; Department of Electrical and Electronics Engineering (2008)
In this work, a new deinterleaving algorithm that can be used as a part of an ESM system and its implementation by using an FPGA is studied. The function of the implemented algorithm is interpreting the complex electromagnetic military field in order to detect and determine different RADARs and their types by using incoming RADAR pulses and their PDWs. It is assumed that RADAR signals in the space are received clearly and PDW of each pulse is generated as an input to the implemented algorithm system. Cluste...
Performance improvement of vlsi circuits with clock scheduling
Kapucu, Kerem; Aşkar, Murat; Department of Electrical and Electronics Engineering (2009)
Clock scheduling is studied to improve the performance of synchronous sequential circuits. The performance improvement covers the optimization of the clock frequency and the peak power consumption, separately. For clock period minimization, cycle stealing method is utilized, in which the redundant cycle time of fast combinational logic is transferred to slower logic by proper clock skew adjustment of registers. The clock scheduling system determines the minimum clock period that a synchronous sequential cir...
Effects of parallel programming design patterns on the performance of multi-core processor based real time embedded systems
Kekeç, Burak; Bilgen, Semih; Department of Electrical and Electronics Engineering (2010)
Increasing usage of multi-core processors has led to their use in real time embedded systems (RTES). This entails high performance requirements which may not be easily met when software development follows traditional techniques long used for single processor systems. In this study, parallel programming design patterns especially developed and reported in the literature will be used to improve RTES implementations on multi-core systems. Specific performance parameters will be selected for assessment, and pe...
Citation Formats
E. Erdin, “Performance of parallel decodable turob and repeat-accumulate codes implemented on an fpga platform,” M.S. - Master of Science, Middle East Technical University, 2009.