Show/Hide Menu
Hide/Show Apps
Logout
Türkçe
Türkçe
Search
Search
Login
Login
OpenMETU
OpenMETU
About
About
Open Science Policy
Open Science Policy
Open Access Guideline
Open Access Guideline
Postgraduate Thesis Guideline
Postgraduate Thesis Guideline
Communities & Collections
Communities & Collections
Help
Help
Frequently Asked Questions
Frequently Asked Questions
Guides
Guides
Thesis submission
Thesis submission
MS without thesis term project submission
MS without thesis term project submission
Publication submission with DOI
Publication submission with DOI
Publication submission
Publication submission
Supporting Information
Supporting Information
General Information
General Information
Copyright, Embargo and License
Copyright, Embargo and License
Contact us
Contact us
Performance Evaluation of Different Real-Time Motion Controller Topologies Implemented on a FPGA
Date
2009-11-18
Author
MUTLU, B. R.
Yaman, Ulaş
Dölen, Melik
Koku, Ahmet Buğra
Metadata
Show full item record
This work is licensed under a
Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License
.
Item Usage Stats
238
views
0
downloads
Cite This
This paper presents a comprehensive comparison of several real-time motion controller topologies implemented on a field programmable gate array (FPGA). Controller topologies are selected as proportional-integral-derivative controller with command feedforward, sliding mode controller, fuzzy controller, and a hysteresis controller. Controllers and other necessary modules are developed using Verilog HDL and they are implemented on a ML505 development board with a Xilinx Virtex-5 FPGA chip. In order to take full advantage of FPGA and to provide a more accurate comparison, an (soft-core) embedded processor is not employed in the design. The developed modules, which include PWM generator, quadrature encoder decoder, velocity estimator, reference profile generator etc, are fully tailored for the application. To perform the necessary calculations for certain controller topologies, an open-core floating point unit (FPU) is also adopted to the design. The performances of the aforementioned controllers are rigorously evaluated via a hardware-in-the-loop simulation of a field-oriented induction motor system.
Subject Keywords
Controller design
,
FPGA
,
Hardware-in-the-loop simulation
,
Motion control
URI
https://hdl.handle.net/11511/40282
DOI
https://doi.org/10.1109/icems.2009.5382664
Conference Name
12th International Conference on Electrical Machines and Systems
Collections
Department of Mechanical Engineering, Conference / Seminar
Suggestions
OpenMETU
Core
FPGA implementation of neuro-fuzzy system with improved PSO learning
KARAKUZU, CİHAN; KARAKAYA, FUAT; Cavuslu, Mehmet Ali (2016-07-01)
This paper presents the first hardware implementation of neuro-fuzzy system (NFS) with its metaheuristic learning ability on field programmable gate array (FPGA). Metaheuristic learning of NFS for all of its parameters is accomplished by using the improved particle swarm optimization (iPSO). As a second novelty, a new functional approach, which does not require any memory and multiplier usage, is proposed for the Gaussian membership functions of NFS. NFS and its learning using iPSO are implemented on Xilinx...
Neural identification of dynamic systems on FPGA with improved PSO learning
Cavuslu, Mehmet Ali; KARAKUZU, CİHAN; KARAKAYA, FUAT (2012-09-01)
This work introduces hardware implementation of artificial neural networks (ANNs) with learning ability on field programmable gate array (FPGA) for dynamic system identification. The learning phase is accomplished by using the improved particle swarm optimization (PSO). The improved PSO is obtained by modifying the velocity update function. Adding an extra term to the velocity update function reduced the possibility of stucking in a local minimum. The results indicates that ANN, trained using improved PSO a...
Thermal imaging based on mechanical vibrations
Yılmaz, Şener; Azgın, Kıvanç; Department of Mechanical Engineering (2022-8-19)
The thesis proposes a digital, resonance readout method based on a lock-in based digital phase locked loop (DPLL) mechanism, which is designed, simulated, implemented and tested using a Xilinx made Field Programmable Gate Array (FPGA). Implementation is performed using a hardware descriptive language (VHDL) on low level. Certain digital signal processing algorithms such as lock-in detection, DPLL, DDS and CORDIC are implemented, simulated and tested. Moreover, the design is shown to be capable of resonating...
Novel, simple, and Q-independent self oscillation loop designed for vibratory MEMS gyroscopes
Eminoglu, B.; Alper, S.E.; Akın, Tayfun (2011-06-09)
This paper presents a novel self oscillation loop with a very simple architecture that is independent of quality factor (Q) variations in packaged vibratory MEMS gyroscopes, providing identical start-up performance at different ambient conditions. The new self-oscillation loop circuitry has been fabricated in a 0.6μm CMOS process, tested with a fabricated MEMS gyroscope, and demonstrated start-up characteristics without any overshoot and with a settling time of only 28msec. An angle random walk value of 0.0...
Feedback motion planning of a novel fully actuated unmanned surface vehicle via sequential composition of random elliptical funnels
Özdemir, Oğuz; Ankaralı, Mustafa Mert; Department of Electrical and Electronics Engineering (2022-12-27)
This thesis proposes and analyzes a motion planning and control schema for unmanned surface vehicles that fuses sampling-based approaches’ probabilistic completeness with closed-loop approaches’ robustness. The Proposed schema is based on the sequential composition of elliptical funnels, and it consists of two stages: tree generation and motion control. For validation of the approach, we carried out experiments using both simulation and physical setup besides the mathematical analysis. In order to have a co...
Citation Formats
IEEE
ACM
APA
CHICAGO
MLA
BibTeX
B. R. MUTLU, U. Yaman, M. Dölen, and A. B. Koku, “Performance Evaluation of Different Real-Time Motion Controller Topologies Implemented on a FPGA,” presented at the 12th International Conference on Electrical Machines and Systems, Tokyo, JAPAN, 2009, Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/40282.