A CONFIGURABLE GATEWAY FOR DDS-HLA INTEROPERABILITY

Date

2019-01-01

Author

KAYA, MUHAMMED ÇAĞRI
Karamanlıoğlu, Alper
Cetintas, I. Caglar
Cilden, Erkin
Canberi, Haluk
Oğuztüzün, Mehmet Halit S.

Metadata

Show full item record

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

Item Usage Stats

165
views

0
downloads

Interoperability is a challenge for constructing Live-Virtual-Constructive (LVC) systems. This study is a step toward LVC interoperability adhering to a gateway-based approach with a particular focus on two standard middleware, namely, Data Distribution Service for Real-Time Systems (DDS) and High-Level Architecture (HLA) for distributed simulation. A gateway is designed and implemented to achieve DDS-HLA interoperability. This gateway has the ability to realize two-way data transfer between DDS and HLA systems. The gateway design is based on the idea of a configurable connector that is equipped with variability capabilities. It can perform data-type conversions between these two systems according to the mappings specified by the user. In a case study, the gateway is integrated into a distributed tactical environment simulation system.

Subject Keywords

Data distribution service, Gateway, High-level architecture, Interoperability

URI

https://hdl.handle.net/11511/53867

Collections

Graduate School of Natural and Applied Sciences, Conference / Seminar

Suggestions

OpenMETU
Core

A novel fault tolerant architecture on a runtime reconfigurable FPGA Coşkuner, İbrahim Aydın; Güran, Hasan; Department of Electrical and Electronics Engineering (2006) Due to their programmable nature, Field Programmable Gate Arrays (FPGAs) offer a good test environment for reconfigurable systems. FPGAs can be reconfigured during the operation with changing demands. This feature, known as Runtime Reconfiguration (RTR), can be used to speed-up computations and reduce system cost. Moreover, it can be used in a wide range of applications such as adaptable hardware, fault tolerant architectures. This thesis is mostly concentrated on the runtime reconfigurable architectures. C...
A Pipelined Camellia Architecture for Compact Hardware Implementation Kavun, Elif Bilge; Yalcin, Tolga (2010-07-09) In this paper, we present a compact and fast pipelined implementation of the block cipher Camellia for 128-bit data and 128-bit key lengths. The implementation is suitable for both Field Programmable Gate Array (FPGA) and Application Specific Integrated Circuit (ASIC) platforms, and is targeted for low area and low power applications. To obtain a compact design, pipelining principles are exploited and platform specific optimizations are made. The design requires only 321 slices with a throughput of 32.96 Mb...
An Efficient Interference-Aware Constrained Massive MIMO Beamforming for mm-Wave JSDM Bayraktar, Murat; Güvensen, Gökhan Muzaffer (2021-01-01) Low-complexity beamformer design with practical constraints is an attractive research area for hybrid analog/digital systems in mm-wave massive multiple-input multiple-output (MIMO). This paper investigates interference-aware pre-beamformer (analog beamformer) design for joint spatial division and multiplexing (JSDM) which is a user-grouping based two-stage beamforming method. Single-carrier frequency domain equalization (SC-FDE) is employed in uplink frequency-selective channels. First, unconstrained slowl...
A Goal question metric based tool for goal oriented business process modeling Meral, Başak; Oğuztüzün, Mehmet Halit S.; Department of Computer Engineering (2014) In this work, a new visual and functional tool that is built to support new approaches for functional and non-functional parts of business process modeling is presented. The new tool, which is also capable of keeping numerical relationships between goals, is developed following an approach that helps to correlate business processes with goals. These goals and numerical relationships between goals make up a directed acyclic graph and they are represented as a Structured Equation Model graph. In order to obta...
A NOVEL FLEXIBLE ON-CHIP SWITCH ARCHITECTURE FOR RECONFIGURABLE HARDWARE ACCELERATORS Yazıcı, Fatih; Schmidt, Şenan Ece; Department of Electrical and Electronics Engineering (2021-8-13) This thesis work proposes ReFlex Switch, a novel, scalable on-chip packet switch architecture, that is designed to interconnect heterogeneous IP cores at high speeds. One target application for ReFlex switch is hardware accelerated cloud computing where the cloud servers feature FPGA cards with reconfigurable regions to implement accelerators demanded by the users. In this setting, the increasing data rates call for line-speed operation of the on-chip switch to maintain scalability. The first requirement o...

Citation Formats

M. Ç. KAYA, A. Karamanlıoğlu, I. C. Cetintas, E. Cilden, H. Canberi, and M. H. S. Oğuztüzün, “A CONFIGURABLE GATEWAY FOR DDS-HLA INTEROPERABILITY,” 2019, Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/53867.