A novel fault tolerant architecture on a runtime reconfigurable FPGA

Download

index.pdf

Date

2006

Author

Coşkuner, İbrahim Aydın

Metadata

Show full item record

Item Usage Stats

281
views

100
downloads

Due to their programmable nature, Field Programmable Gate Arrays (FPGAs) offer a good test environment for reconfigurable systems. FPGAs can be reconfigured during the operation with changing demands. This feature, known as Runtime Reconfiguration (RTR), can be used to speed-up computations and reduce system cost. Moreover, it can be used in a wide range of applications such as adaptable hardware, fault tolerant architectures. This thesis is mostly concentrated on the runtime reconfigurable architectures. Critical properties of runtime reconfigurable architectures are examined. As a case study, a Triple Modular Redundant (TMR) system has been implemented on a runtime reconfigurable FPGA. The runtime reconfigurable structure increases the system reliability against faults. Especially, the weakness of SRAM based FPGAs against Single Event Upsets (SEUs) is eliminated by the designed system. Besides, the system can replace faulty elements with non-faulty elements during the operation. These features of the developed architecture provide extra safety to the system also prolong the life of the FPGA device without interrupting the whole system.

Subject Keywords

Electronics.

URI

http://etd.lib.metu.edu.tr/upload/12607849/index.pdf
https://hdl.handle.net/11511/16235

Collections

Graduate School of Natural and Applied Sciences, Thesis

Suggestions

OpenMETU
Core

The implementation of a direct digital synthesis based function generator using SystemC and VHDL Kazancıoğlu, Uğur; Aşkar, Murat; Department of Electrical and Electronics Engineering (2007) In this thesis, a direct digital synthesis (DDS) based function generator design module is presented, defined and implemented using two digital hardware modeling/design languages namely SystemC and VHDL. The simulation, synthesis and applicability performances of these two design languages are compared by following all digital hardware design stages. The advantages and open issues of SystemC based hardware design flow are emphasized in order to be a reference for future studies. SystemC initially appeared a...
Implementation of a risc microcontroller using fpga Gümüş, Raşit; Güran, Hasan; Department of Electrical and Electronics Engineering (2005) In this thesis a microcontroller core is developed in an FPGA. Its instruction set is compatible with the microcontroller PIC16XX series by Microchip Technology. The microcontroller employs a RISC architecture with separate busses for instructions and data. Our goal in this research is to implement and evaluate the design in the FPGA. Increasing performance and gate capacity of recent FPGA devices permits complex logic systems to be implemented on a single programmable device. Such a growing complexity dema...
High performance readout electronics for uncooled infrared detector arrays Yıldırım, Ömer Özgür; Akın, Tayfun; Department of Electrical and Electronics Engineering (2006) This thesis reports the development of high performance readout electronics for resistive microbolometer detector arrays that are used for uncooled infrared imaging. Three different readout chips are designed and fabricated by using a standard 0.6 m CMOS process. Fabricated chips include a conventional capacitive transimpedance amplifier (CTIA) type readout circuit, a novel readout circuit with dynamic resistance nonuniformity compensation capability, and a new improved version of the CTIA circuit. The fabr...
Evaluation of multi target tracking algorithms in the presence of clutter Güner, Onur; Kuzuoğlu, Mustafa; Department of Electrical and Electronics Engineering (2005) This thesis describes the theoretical bases, implementation and testing of a multi target tracking approach in radar applications. The main concern in this thesis is the evaluation of the performance of tracking algorithms in the presence of false alarms due to clutter. Multi target tracking algorithms are composed of three main parts: track initiation, data association and estimation. Two methods are proposed for track initiation in this work. First one is the track score function followed by a threshold c...
Design and FPGA implementation of hash processor Şiltu, Çelebi Tuğba; Aşkar, Murat; Department of Electrical and Electronics Engineering (2007) In this thesis, an FPGA based hash processor is designed and implemented using a hardware description language; VHDL. Hash functions are among the most important cryptographic primitives and used in the several fields of communication integrity and signature authentication. These functions are used to obtain a fixed-size fingerprint or hash value of an arbitrary long message. The hash functions SHA-1 and SHA2-256 are examined in order to find the common instructions to implement them using same hardware blo...

Citation Formats

İ. A. Coşkuner, “A novel fault tolerant architecture on a runtime reconfigurable FPGA,” M.S. - Master of Science, Middle East Technical University, 2006.