An all-silicon process platfom for wafer-level vacuum packaged MEMS devices

Date

2021-01-01

Author

Torunbalci, Mustafa Mert
Gavcar, Hasan Dogan
Yesil, Ferhat
Alper, Said Emre
Akın, Tayfun

Metadata

Show full item record

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

Item Usage Stats

289
views

0
downloads

This paper introduces a novel, inherently simple, and all-silicon wafer-level fabrication and hermetic packaging method developed for MEMS devices. The proposed method uses two separate SOI wafers to form highly-doped through-silicon vias (TSVs) and suspended MEMS structures, respectively. These SOI wafers are then bonded by Au-Si eutectic bonding at 400°C, achieving hermetic sealing and signal transfer without requiring any complex via or trench refill process steps. The package vacuum is measured using encapsulated MEMS resonators to be as low as 15 mTorr with the help of successfully activated thin-film getters. The combined fabrication and packaging yield is around %89 and chips still maintain a package pressure below 100 mTorr after more than 6 years. The packages show an extremely high strong bonding strength (>40 MPa) and are proved to remain hermetic after temperature cycling (25°C-85°C) and harsh temperature shock (5 min@300°C) tests. The all-silicon MEMS resonators fabricated and packaged using the proposed method project up to a 2.3X enhancement in the bias instability and ~4X in the temperature sensitivity of frequency output compared to an identical MEMS resonator fabricated using the silicon-on-glass (SOG) technology.

Subject Keywords

Wafer level vacuum packaging, Through silicon via (TSV), MEMS devices

URI

https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85104583056&origin=inward
https://hdl.handle.net/11511/90864

Journal

IEEE Sensors Journal

DOI

https://doi.org/10.1109/jsen.2021.3073928

Collections

Department of Electrical and Electronics Engineering, Article

Suggestions

OpenMETU
Core

Advanced MEMS Process for Wafer Level Hermetic Encapsulation of MEMS Devices Using SOI Cap Wafers With Vertical Feedthroughs Torunbalci, Mustafa Mert; Alper, Said Emre; Akın, Tayfun (2015-06-01) This paper reports a novel and inherently simple fabrication process, so-called advanced MEMS (aMEMS) process, that is developed for high-yield and reliable manufacturing of wafer-level hermetic encapsulated MEMS devices. The process enables lead transfer using vertical feedthroughs formed on an Silicon-On-Insulator (SOI) wafer without requiring any complex via-refill or trench-refill processes. It requires only seven masks to fabricate the hermetically capped sensors with an experimentally verified process...
Development and Modeling of a Wafer-Level BCB Packaging Method for Capacitive RF MEMS Switches Comart, Ilker; Cetintepe, Cagri; Sagiroglu, Ebru; Demir, Şimşek; Akın, Tayfun (2019-08-01) This paper presents a novel wafer-level packaging method for shunt, capacitive RF MEMS switches using BCB as the adhesive interlayer. Fabrication and electrical characteristics of the proposed package were initially evaluated for 50 Omega CPW lines. Microwave measurements of these packaged test structures were fitted to a circuit model, which was later employed to optimize the package for RF MEMS switches. The proposed packaging method was next successfully integrated with an in-house RF MEMS fabrication pr...
THE ADVANCED MEMS (aMEMS) PROCESS FOR FABRICATING WAFER LEVEL VACUUM PACKAGED SOI-MEMS DEVICES WITH EMBEDDED VERTICAL FEEDTHROUGHS Torunbalci, M. M.; Alper, S. E.; Akın, Tayfun (2015-06-25) This paper presents a novel, inherently simple and low-cost fabrication and hermetic packaging method developed for SOI-MEMS devices, where an SOI wafer is used for the fabrication of MEMS structures as well as vertical feedthroughs, while a glass cap wafer is used for hermetic encapsulation and routing metallization. Glass-to-silicon anodically bonded seals yield a very stable cavity pressure of 150 mTorr after 15 days. The shear strength of the fabricated packages is above 7 MPa. Temperature cycling and u...
A WAFER LEVEL VACUUM PACKAGING TECHNOLOGY FOR MEMS BASED LONG-WAVE INFRARED SENSORS Demirhan Aydın, Gülşah; Akın, Tayfun; Kalay, Yunus Eren; Department of Micro and Nanotechnology (2022-8-11) This thesis proposes a new approach to obtain a wafer level vacuum packaging that satisfies the requirements of the thermal sensors at low cost and with high performance. The moth-eye structures are formed on both side of a polished flat silicon wafer without any cavity to allow the transmission of the infrared radiation in long wave infrared region (LWIR). Then, this wafer is bonded to another spacer wafer using Au-In Trans-liquid phase (TLP) approach that allows bonding at low temperature (around 200℃); t...
A NOVEL FABRICATION AND WAFER LEVEL HERMETIC SEALING METHOD FOR SOI-MEMS DEVICES USING SOI CAP WAFERS Torunbalci, Mustafa Mert; Alper, Said Emre; Akın, Tayfun (2015-01-22) This paper presents a novel and inherently simple all-silicon fabrication and hermetic packaging method developed for SOI-MEMS devices, enabling lead transfer using vertical feedthroughs formed on an SOI cap wafer. The processes of the SOI cap wafer and the SOI-MEMS wafer require a total of five inherently-simple mask steps, providing a combined process and packaging yield as high as 95%. The hermetic encapsulation is achieved by Au-Si eutectic bonding at 400 degrees C. The package pressure is measured as 1...

Citation Formats

M. M. Torunbalci, H. D. Gavcar, F. Yesil, S. E. Alper, and T. Akın, “An all-silicon process platfom for wafer-level vacuum packaged MEMS devices,” IEEE Sensors Journal, pp. 0–0, 2021, Accessed: 00, 2021. [Online]. Available: https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85104583056&origin=inward.