Design and systemc implementation of a crypto processor for AES and DES algorithms

Download

index.pdf

Date

2007

Author

Egemen, Tufan

Metadata

Show full item record

Item Usage Stats

49
views

234
downloads

This thesis study presents design and SystemC implementation of a Crypto Processor for Advanced Encryption Standard (AES), Data Encryption Standard (DES) and Triple DES (TDES) algorithms. All of the algorithms are implemented in single architecture instead of using separate architectures for each of the algorithm. There is an Instruction Set Architecture (ISA) implemented for this Crypto Processor and the encryption and decryption of algorithms can be performed by using the proper instructions in the ISA. A permutation module is added to perform bit permutation operations, in addition to some basic structures of general purpose micro processors. Also the Arithmetic Logic Unit (ALU) structure is modified to process some crypto algorithm-specific operations. The design of the proposed architecture is studied using SystemC. The architecture is implemented in modules by using the advantages of SystemC in modular structures. The simulation results from SystemC are analyzed to verify the proposed design. The instruction sets to implement the crypto algorithms are presented and a detailed hardware synthesis study has been carried out using the tool called SystemCrafter.

Subject Keywords

Electronics.

URI

http://etd.lib.metu.edu.tr/upload/12609110/index.pdf
https://hdl.handle.net/11511/17373

Collections

Graduate School of Natural and Applied Sciences, Thesis

Suggestions

OpenMETU
Core

Design and Implementation of a Microprocessor Based Data Collection and Interpretation System with Onboard Graphical Interface Göksügür, Gökhan; Güran, Hasan Cengiz; Department of Electrical and Electronics Engineering (2004) This thesis reports the design and implementation of a microprocessor based interface unit of a navigation system. The interface unit is composed of a TFT display screen for graphical interface, a Controller Circuit for system control, a keypad interface for external data entrance to the system and a power interface circuit to provide interface between the battery of the navigation system and the Controller Circuit. This thesis reports high speed design of the Controller Circuit and generation of system fun...
Design and FPGA implementation of hash processor Şiltu, Çelebi Tuğba; Aşkar, Murat; Department of Electrical and Electronics Engineering (2007) In this thesis, an FPGA based hash processor is designed and implemented using a hardware description language; VHDL. Hash functions are among the most important cryptographic primitives and used in the several fields of communication integrity and signature authentication. These functions are used to obtain a fixed-size fingerprint or hash value of an arbitrary long message. The hash functions SHA-1 and SHA2-256 are examined in order to find the common instructions to implement them using same hardware blo...
The effect of design patterns on object-oriented metrics and software error-proneness Aydınöz, Barış; Bilgen, Semih; Department of Electrical and Electronics Engineering (2006) This thesis study investigates the connection between design patterns, OO metrics and software error-proneness. The literature on OO metrics, design patterns and software error-proneness is reviewed. Different software projects and synthetic source codes have been analyzed to verify this connection.
Aalanche properties and randomness of the Twofish cipher El, Ömer; Yücel, Melek D; Department of Electrical and Electronics Engineering (2004) In this thesis, one finalist cipher of the Advanced Encryption Standard (AES) block cipher contest, Twofish proposed by Schneier et al, is studied in order to observe the validity of the statement made by Arikan about the randomness of the cipher, which contradicts National Institute of Standards and Technology (NIST)̕s results. The strength of the cipher to cryptanalytic attacks is investigated by measuring its randomness according to the avalanche criterion. The avalanche criterion results are compared wi...
Evaluation of multi target tracking algorithms in the presence of clutter Güner, Onur; Kuzuoğlu, Mustafa; Department of Electrical and Electronics Engineering (2005) This thesis describes the theoretical bases, implementation and testing of a multi target tracking approach in radar applications. The main concern in this thesis is the evaluation of the performance of tracking algorithms in the presence of false alarms due to clutter. Multi target tracking algorithms are composed of three main parts: track initiation, data association and estimation. Two methods are proposed for track initiation in this work. First one is the track score function followed by a threshold c...

Citation Formats

T. Egemen, “Design and systemc implementation of a crypto processor for AES and DES algorithms,” M.S. - Master of Science, Middle East Technical University, 2007.