Show/Hide Menu
Hide/Show Apps
Logout
Türkçe
Türkçe
Search
Search
Login
Login
OpenMETU
OpenMETU
About
About
Open Science Policy
Open Science Policy
Open Access Guideline
Open Access Guideline
Postgraduate Thesis Guideline
Postgraduate Thesis Guideline
Communities & Collections
Communities & Collections
Help
Help
Frequently Asked Questions
Frequently Asked Questions
Guides
Guides
Thesis submission
Thesis submission
MS without thesis term project submission
MS without thesis term project submission
Publication submission with DOI
Publication submission with DOI
Publication submission
Publication submission
Supporting Information
Supporting Information
General Information
General Information
Copyright, Embargo and License
Copyright, Embargo and License
Contact us
Contact us
Design and FPGA implementation of hash processor
Download
index.pdf
Date
2007
Author
Şiltu, Çelebi Tuğba
Metadata
Show full item record
Item Usage Stats
303
views
134
downloads
Cite This
In this thesis, an FPGA based hash processor is designed and implemented using a hardware description language; VHDL. Hash functions are among the most important cryptographic primitives and used in the several fields of communication integrity and signature authentication. These functions are used to obtain a fixed-size fingerprint or hash value of an arbitrary long message. The hash functions SHA-1 and SHA2-256 are examined in order to find the common instructions to implement them using same hardware blocks on the FPGA. As a result of this study, a hash processor supporting SHA-1 and SHA2-256 hashing and having a standard UART serial interface is proposed. The proposed hash processor has 14 instructions. Among these instructions, 6 of them are special instructions developed for SHA-1 and SHA-256 hash functions. The address length of the instructions is six bits. The data length is 32 bits. The proposed instruction set can be extended for other hash algorithms and they can be implemented over the same architecture. The hardware is described in VHDL and verified on Xilinx FPGAs. The advantages and open issues of implementing hash functions using a processor structure are also discussed.
Subject Keywords
Electronics.
URI
http://etd.lib.metu.edu.tr/upload/12609078/index.pdf
https://hdl.handle.net/11511/17374
Collections
Graduate School of Natural and Applied Sciences, Thesis
Suggestions
OpenMETU
Core
Implementation of a risc microcontroller using fpga
Gümüş, Raşit; Güran, Hasan; Department of Electrical and Electronics Engineering (2005)
In this thesis a microcontroller core is developed in an FPGA. Its instruction set is compatible with the microcontroller PIC16XX series by Microchip Technology. The microcontroller employs a RISC architecture with separate busses for instructions and data. Our goal in this research is to implement and evaluate the design in the FPGA. Increasing performance and gate capacity of recent FPGA devices permits complex logic systems to be implemented on a single programmable device. Such a growing complexity dema...
The implementation of a direct digital synthesis based function generator using SystemC and VHDL
Kazancıoğlu, Uğur; Aşkar, Murat; Department of Electrical and Electronics Engineering (2007)
In this thesis, a direct digital synthesis (DDS) based function generator design module is presented, defined and implemented using two digital hardware modeling/design languages namely SystemC and VHDL. The simulation, synthesis and applicability performances of these two design languages are compared by following all digital hardware design stages. The advantages and open issues of SystemC based hardware design flow are emphasized in order to be a reference for future studies. SystemC initially appeared a...
Design and Implementation of a Microprocessor Based Data Collection and Interpretation System with Onboard Graphical Interface
Göksügür, Gökhan; Güran, Hasan Cengiz; Department of Electrical and Electronics Engineering (2004)
This thesis reports the design and implementation of a microprocessor based interface unit of a navigation system. The interface unit is composed of a TFT display screen for graphical interface, a Controller Circuit for system control, a keypad interface for external data entrance to the system and a power interface circuit to provide interface between the battery of the navigation system and the Controller Circuit. This thesis reports high speed design of the Controller Circuit and generation of system fun...
Reliability improvement of RF MEMS devices based on lifetime measurements
Gürbüz, Ozan Doğan; Demir, Şimşek; Akın, Tayfun; Department of Electrical and Electronics Engineering (2010)
This thesis presents fabrication of shunt, capacitive contact type RF MEMS switches which are designed according to given mm-wave performance specifications. The designed switches are modified for investigation in terms of reliability and lifetime. To observe the real-time performance of switches a time domain measurement setup is established and a CV (capacitance vs. voltage) curve measurement system is also included to measure CV curves, pull-in and hold-down voltages and the shifts of these due to actuat...
Design and systemc implementation of a crypto processor for AES and DES algorithms
Egemen, Tufan; Aşkar, Murat; Department of Electrical and Electronics Engineering (2007)
This thesis study presents design and SystemC implementation of a Crypto Processor for Advanced Encryption Standard (AES), Data Encryption Standard (DES) and Triple DES (TDES) algorithms. All of the algorithms are implemented in single architecture instead of using separate architectures for each of the algorithm. There is an Instruction Set Architecture (ISA) implemented for this Crypto Processor and the encryption and decryption of algorithms can be performed by using the proper instructions in the ISA. A...
Citation Formats
IEEE
ACM
APA
CHICAGO
MLA
BibTeX
Ç. T. Şiltu, “Design and FPGA implementation of hash processor,” M.S. - Master of Science, Middle East Technical University, 2007.
