Federated simulation of network performance using packet flow modeling

Demirci, Turan
Federated approach for the distributed simulation of a network, is an alternative method that aims to combine existing simulation models and software together using a Run Time Infrastructure (RTI), rather than building the whole simulation from scratch. In this study, an approach that significantly reduces the inter-federate communication load in federated simulation of communication networks is proposed. Rather than communicating packet-level information among federates, characteristics of packet flows in individual federates are dynamically identified and communicated. Flow characterization is done with the Gaussian Mixtures Algorithm (GMA) using a Self Organizing Mixture Network (SOMN) technique. In simulations of a network partitioned into eight federates in space parallel manner, it is shown that significant speedups are achieved with the proposed approach without unduly compromising accuracy.


Improvements to neural network based restoration in optical networks
Türk, Fethi; Bilgen, Semih; Department of Electrical and Electronics Engineering (2008)
Performance of neural network based restoration of optical networks is evaluated and a few possible improvements are proposed. Neural network based restoration is simulated with optical link capacities assigned by a new method. Two new improvement methods are developed to reduce the neural network size and the restoration time of severed optical connections. Cycle based restoration is suggested, which reduces the neural network structure by restoring the severed connections for each optical node, iterativel...
Fpga implementation of jointly operating channel estimator and parallelized decoder
Kılcıoğlu, Çağlar; Yılmaz, Ali Özgür; Department of Electrical and Electronics Engineering (2009)
In this thesis, implementation details of a joint channel estimator and parallelized decoder structure on an FPGA-based platform is considered. Turbo decoders are used for the decoding process in this structure. However, turbo decoders introduce large decoding latencies since they operate in an iterative manner. To overcome that problem, parallelization is applied to the turbo codes and the resulting parallel decodable turbo code (PDTC) structure is employed for coding. The performance of a PDTC decoder and...
Implementation of a risc microcontroller using fpga
Gümüş, Raşit; Güran, Hasan; Department of Electrical and Electronics Engineering (2005)
In this thesis a microcontroller core is developed in an FPGA. Its instruction set is compatible with the microcontroller PIC16XX series by Microchip Technology. The microcontroller employs a RISC architecture with separate busses for instructions and data. Our goal in this research is to implement and evaluate the design in the FPGA. Increasing performance and gate capacity of recent FPGA devices permits complex logic systems to be implemented on a single programmable device. Such a growing complexity dema...
A Viterbi decoder using system C for area efficient VLSI imlementation
Sözen, Serkan; Aşkar, Murat; Department of Electrical and Electronics Engineering (2006)
In this thesis, the VLSI implementation of Viterbi decoder using a design and simulation platform called SystemC is studied. For this purpose, the architecture of Viterbi decoder is tried to be optimized for VLSI implementations. Consequently, two novel area efficient structures for reconfigurable Viterbi decoders have been suggested. The traditional and SystemC design cycles are compared to show the advantages of SystemC, and the C++ platforms supporting SystemC are listed, installation issues and examples...
Schedulability analysis of real-time multiframe cosimulations on multicore platforms
Ahsan, Muhammad Uzair; Oğuztüzün, Mehmet Halit S. (The Scientific and Technological Research Council of Turkey, 2019-01-01)
For real-time simulations, the fidelity of simulation depends not only on the functional accuracy of simulation but also on its timeliness. It is helpful for simulation designers if they can analyze and verify that a simulation will always meet its timing requirements without unnecessarily sacrificing functional accuracy. Abstracting the simulated processes simply as software tasks allows us to transform the problem of verifying timeliness into a schedulability analysis problem where tasks are checked as to...
Citation Formats
T. Demirci, “Federated simulation of network performance using packet flow modeling,” Ph.D. - Doctoral Program, Middle East Technical University, 2010.