A Viterbi decoder using system C for area efficient VLSI imlementation

Download

index.pdf

Date

2006

Author

Sözen, Serkan

Metadata

Show full item record

Item Usage Stats

155
views

59
downloads

In this thesis, the VLSI implementation of Viterbi decoder using a design and simulation platform called SystemC is studied. For this purpose, the architecture of Viterbi decoder is tried to be optimized for VLSI implementations. Consequently, two novel area efficient structures for reconfigurable Viterbi decoders have been suggested. The traditional and SystemC design cycles are compared to show the advantages of SystemC, and the C++ platforms supporting SystemC are listed, installation issues and examples are discussed. The Viterbi decoder is widely used to estimate the message encoded by Convolutional encoder. For the implementations in the literature, it can be found that special structures called trellis have been formed to decrease the complexity and the area. In this thesis, two new area efficient reconfigurable Viterbi decoder approaches are suggested depending on the rearrangement of the states of the trellis structures to eliminate the switching and memory addressing complexity. The first suggested architecture based on reconfigurable Viterbi decoder reduces switching and memory addressing complexity. In the architectures, the states are reorganized and the trellis structures are realized by the usage of the same structures in subsequent instances. As the result, the area is minimized and power consumption is reduced. Since the addressing complexity is reduced, the speed is expected to increase. The second area efficient Viterbi decoder is an improved version of the first one and has the ability to configure the parameters of constraint length, code rate, transition probabilities, trace-back depth and generator polynomials.

Subject Keywords

Electronics.

URI

http://etd.lib.metu.edu.tr/upload/12607567/index.pdf
https://hdl.handle.net/11511/16393

Collections

Graduate School of Natural and Applied Sciences, Thesis

Suggestions

OpenMETU
Core

Implementation of a risc microcontroller using fpga Gümüş, Raşit; Güran, Hasan; Department of Electrical and Electronics Engineering (2005) In this thesis a microcontroller core is developed in an FPGA. Its instruction set is compatible with the microcontroller PIC16XX series by Microchip Technology. The microcontroller employs a RISC architecture with separate busses for instructions and data. Our goal in this research is to implement and evaluate the design in the FPGA. Increasing performance and gate capacity of recent FPGA devices permits complex logic systems to be implemented on a single programmable device. Such a growing complexity dema...
Design and Implementation of a Microprocessor Based Data Collection and Interpretation System with Onboard Graphical Interface Göksügür, Gökhan; Güran, Hasan Cengiz; Department of Electrical and Electronics Engineering (2004) This thesis reports the design and implementation of a microprocessor based interface unit of a navigation system. The interface unit is composed of a TFT display screen for graphical interface, a Controller Circuit for system control, a keypad interface for external data entrance to the system and a power interface circuit to provide interface between the battery of the navigation system and the Controller Circuit. This thesis reports high speed design of the Controller Circuit and generation of system fun...
The implementation of a direct digital synthesis based function generator using SystemC and VHDL Kazancıoğlu, Uğur; Aşkar, Murat; Department of Electrical and Electronics Engineering (2007) In this thesis, a direct digital synthesis (DDS) based function generator design module is presented, defined and implemented using two digital hardware modeling/design languages namely SystemC and VHDL. The simulation, synthesis and applicability performances of these two design languages are compared by following all digital hardware design stages. The advantages and open issues of SystemC based hardware design flow are emphasized in order to be a reference for future studies. SystemC initially appeared a...
The effect of design patterns on object-oriented metrics and software error-proneness Aydınöz, Barış; Bilgen, Semih; Department of Electrical and Electronics Engineering (2006) This thesis study investigates the connection between design patterns, OO metrics and software error-proneness. The literature on OO metrics, design patterns and software error-proneness is reviewed. Different software projects and synthetic source codes have been analyzed to verify this connection.
High performance CMOS capacitive interface circuits for MEMS gyroscopes Silay, Kanber Mithat; Akar, Tayfun; Department of Electrical and Electronics Engineering (2006) This thesis reports the development and analysis of high performance CMOS readout electronics for increasing the performance of MEMS gyroscopes developed at Middle East Technical University (METU). These readout electronics are based on unity gain buffers implemented with source followers. High impedance node biasing problem present in capacitive interfaces is solved with the implementation of a transistor operating in the subthreshold region. A generalized fully differential gyroscope model with force feed...

Citation Formats

S. Sözen, “A Viterbi decoder using system C for area efficient VLSI imlementation,” M.S. - Master of Science, Middle East Technical University, 2006.