FPGA implementation of license plate detection and recognition

Sarıkavak, Serap
In this thesis, license plate detection and recognition system based on Gabor approach is proposed and recognition part of the system is implemented on the FPGA platform. The purpose of this project is to develop a system that extracts license plate region from image, taken from proposed distance, and recognizes the characters on this region. For this project, techniques on the literature are investigated and some of them are implemented. In the localization of the plate region, color space conversion, image enhancement, binarization, connected component labeling, Gabor filters and morphological operations are used. To segment the characters on the plate region, notch detection algorithm which uses the vertical projection of the plate region and morphological operations are used. Finally, characters are recognized by the feature-based matching algorithm. Character segmentation and character recognition parts of the proposed algorithm are implemented in the Altera Cyclone IV E FPGA which has an embedded soft core processor. To implement the algorithm, FPGA logic collaborates with the software application of the processor.


Real-time traffic sign detection and recognition on FPGA
Yalçın, Hüseyin; Bulut, Mehmet Mete; Akar, Gözde; Department of Electrical and Electronics Engineering (2013)
In this thesis, an embedded system for traffic sign detection and recognition is proposed. Proposed system is first designed in MATLAB and optimized. After optimization process, system design is transferred to FPGA and Virtex-V FX70 FPGA is selected for implementation platform. 640x480 sized image in RGB format is sent to FPGA system via computer interface. This image is segmented for red, blue, and yellow colors. Red and blue color maps are divided into 8x8 sub-blocks. Yellow color map is divided into 32x3...
Real-time hardware-in-the-loop simulation of electrical machine systems using FPGAs
Üşenme, Serdar; Dilan, R.A.; Dölen, Melik; Koku, Ahmet Buğra (2009-11-18)
This study focuses on the development an integrated software and hardware platform that is capable of performing real-time simulation of dynamic systems, including electrical machinery, for the purpose of hardware-in-the-loop simulation (HILS). The system to be controlled is first defined using a block diagram editor. The defined model is then compiled and downloaded onto an FPGA (¿Field Programmable Gate Array¿) based hardware platform, which is to interface with the controller under test and carry out the...
FASST: A high performance scalable rule table hardware architecture for software defined networks-FASST: Yazılım Tanımlı Bilgisayar Agları içinYüksek Ba¸sarımlı, Ölçeklenebilir bir Kural TablosuDonanım Mimarisi
ERAL, GÖKSAN; Schmidt, Şenan Ece (2018-07-09)
In this paper, a new hardware architecture FASST, which can provide high performance in packet classification for SDN Rule Tables, is proposed. FASST achieves high throughput at very low packet latency using a TCAM-based parallel cache, temporal locality in the network and FPGA hardware parallelism. FASST is implemented and evaluated on Altera Stratix-V FPGA and 200 M packets/s throughput is verified functionally. FASST achieves a significantly lower average packet latency by exploiting the strong temporal ...
KIRAGI, H; Ersak, Aydın (1994-04-14)
In this paper an object recognition and localization system based on ultrasonic range imaging to be used in optically opaque environments is introduced. The system is especially designed for robotics applications. The ultrasonic image is acquired by scanning ultrasonic transducers in two dimensions above the area where objects are located. The features that are used for recognition and localization processes are extracted from the outermost boundaries of the objects present in the input scene. Experimental ...
Computational platform for predicting lifetime system reliability profiles for different structure types in a network
Akgül, Ferhat (2004-01-01)
This paper presents a computational platform for predicting the lifetime system reliability profiles for different structure types located in an existing network. The computational platform has the capability to incorporate time-variant live load and resistance models. Following a review of the theoretical basis, the overall architecture of the computational platform is described. Finally, numerical examples of three existing bridges (i.e., a steel, a prestressed concrete, and a hybrid steel-concrete bridge...
Citation Formats
S. Sarıkavak, “FPGA implementation of license plate detection and recognition,” M.S. - Master of Science, Middle East Technical University, 2013.