A method for wafer level hermetic packaging of SOI-MEMS devices with embedded vertical feedthroughs using advanced MEMS process

Date

2015-12-01

Author

Torunbalci, Mustafa Mert
Alper, Said Emre
Akın, Tayfun

Metadata

Show full item record

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

Item Usage Stats

193
views

0
downloads

This paper presents a novel, inherently simple, and low-cost fabrication and hermetic packaging method developed for SOI-MEMS devices, where a single SOI wafer is used for the fabrication of MEMS structures as well as vertical feedthroughs, while a single glass cap wafer is used for hermetic encapsulation and routing metallization. Hermetic encapsulation can be achieved either with the silicon-glass anodic or Au-Si eutectic bonding techniques. The dies sealed with anodic and Au-Si eutectic bonding provide a low vertical feedthrough resistance around 50 Omega. Glass-to-silicon anodically and Au-Si eutectic bonded seals yield a very stable cavity pressure below 10 mTorr with thin-film getters, which are measured to be stable even after 311 d. The package pressure can be adjusted from 5 mTorr to 20 Torr by using different outgassing, cavity depth, and gettering options. The packaging yield is observed to be around 64% and 84% for the anodic and Au-Si eutectic packages, respectively. The average shear strength of the anodic and eutectic packages is measured to be higher than 17 MPa and 42 MPa, respectively. Temperature cycling, high temperature storage, and ultra-high temperature shock tests result in no degradation in the hermeticity of the packaged chips, proving perfect thermal reliability.

Subject Keywords

Mechanical Engineering, Electrical and Electronic Engineering, Mechanics of Materials, Electronic, Optical and Magnetic Materials

URI

https://hdl.handle.net/11511/35050

Journal

JOURNAL OF MICROMECHANICS AND MICROENGINEERING

DOI

https://doi.org/10.1088/0960-1317/25/12/125030

Collections

Department of Electrical and Electronics Engineering, Article

Suggestions

OpenMETU
Core

Analysis and characterization of an electrostatically actuated in-plane parylene microvalve Yıldırım, Ender; Külah, Haluk (IOP Publishing, 2011-10-01) This paper presents analysis and implementation of a simple electrostatic microvalve designed for use in parylene-based lab-on-a-chip devices. The microvalve utilizes an in-plane collapsing diaphragm. To investigate the pull-in behavior of the diaphragm and flow characteristics, a thorough analysis is carried out using the finite element method. Microvalves with different diaphragm radii are fabricated using surface micromachining techniques. Pull-in tests are carried out under the no-flow condition with ai...
Modeling and fabrication of electrostatically actuated diaphragms for on-chip valving of MEMS-compatible microfluidic systems Atik, Ali Can; Ozkan, Metin Dundar; Ozgur, Ebru; Külah, Haluk; Yıldırım, Ender (IOP Publishing, 2020-11-01) This paper presents an analytical model to estimate the actuation potential of an electrostatic parylene-C diaphragm, processed on a glass wafer using standard microelectromechanical systems (MEMS) process technology, and integrable to polydimethylsiloxane (PDMS) based lab-on-a-chip systems to construct a normally-closed microvalve for flow manipulation. The accurate estimation of the pull-in voltage of the diaphragm is critical to preserve the feasibility of integration. Thus, we introduced an analytical m...
An on-die ultra-low voltage DC-DC step-up converter with voltage doubling LC-tank Jayaweera, H. M. P. C.; Pathirana, W. P. M. R.; Muhtaroglu, Ali (IOP Publishing; 2016-12-01) In this paper we report the design, characterization and verification of a novel on-die ultra-low voltage DC-DC converter circuit for energy harvester applications in 0.18 mu m complementary metal oxide semiconductor (CMOS) technology. The circuit self-starts, does not use off-chip components, and is thus suitable for use in highly integrated low cost systems. The first version of the design has a five-stage charge-pump stimulated by an oscillator with two center-tap inductors. It is validated on a test chi...
Prevention of sidewall redeposition of etched byproducts in the dry Au etch process Aydemir, A.; Akın, Tayfun (IOP Publishing, 2012-07-01) In this paper we present a new technique of etching thin Au film in a dual frequency inductively coupled plasma (ICP) system on Si substrate to prevent the redeposition of etched Au particles over the sidewall of the masking material known as veils. First, the effect of the lithography step was investigated. Then the effects of etch chemistry and the process parameters on the redeposition of etched Au particles on the sidewall of the masking material were investigated. The redeposition effect was examined b...
Design and fabrication of a high performance resonant MEMS temperature sensor Kose, Talha; Azgın, Kıvanç; Akın, Tayfun (IOP Publishing, 2016-04-01) This paper presents a high performance MEMS temperature sensor comprised of a double-ended-tuning-fork (DETF) resonator and strain-amplifying beam structure. The temperature detection is based on the 'thermal strain induced frequency variations' of the DETF resonator. The major source of thermal strain leading to the frequency shifts is the difference in thermal expansion coefficients of the substrate and the device layers of the fabricated structures. By selecting the substrate as glass and the device laye...

Citation Formats

M. M. Torunbalci, S. E. Alper, and T. Akın, “A method for wafer level hermetic packaging of SOI-MEMS devices with embedded vertical feedthroughs using advanced MEMS process,” JOURNAL OF MICROMECHANICS AND MICROENGINEERING, pp. 0–0, 2015, Accessed: 00, 2020. [Online]. Available: https://hdl.handle.net/11511/35050.