The implementation of a direct digital synthesis based function generator using SystemC and VHDL

Kazancıoğlu, Uğur
In this thesis, a direct digital synthesis (DDS) based function generator design module is presented, defined and implemented using two digital hardware modeling/design languages namely SystemC and VHDL. The simulation, synthesis and applicability performances of these two design languages are compared by following all digital hardware design stages. The advantages and open issues of SystemC based hardware design flow are emphasized in order to be a reference for future studies. SystemC initially appeared as a modeling language like HDL design languages. In the last years, SystemC gained popularity also as a hardware design language and it is expected to become alternative to traditional design languages. Using a single platform for hardware modeling, design and verification reduces the spent time and cost. The designed DDS function generator module supports standard I2C and UART communication protocols and it is in ready to use format for digital applications. In this thesis, the function generator module VHDL code is implemented into Xilinx FPGA and verified on the hardware platforms.


Design and FPGA implementation of hash processor
Şiltu, Çelebi Tuğba; Aşkar, Murat; Department of Electrical and Electronics Engineering (2007)
In this thesis, an FPGA based hash processor is designed and implemented using a hardware description language; VHDL. Hash functions are among the most important cryptographic primitives and used in the several fields of communication integrity and signature authentication. These functions are used to obtain a fixed-size fingerprint or hash value of an arbitrary long message. The hash functions SHA-1 and SHA2-256 are examined in order to find the common instructions to implement them using same hardware blo...
Implementation of a risc microcontroller using fpga
Gümüş, Raşit; Güran, Hasan; Department of Electrical and Electronics Engineering (2005)
In this thesis a microcontroller core is developed in an FPGA. Its instruction set is compatible with the microcontroller PIC16XX series by Microchip Technology. The microcontroller employs a RISC architecture with separate busses for instructions and data. Our goal in this research is to implement and evaluate the design in the FPGA. Increasing performance and gate capacity of recent FPGA devices permits complex logic systems to be implemented on a single programmable device. Such a growing complexity dema...
Design and Implementation of a Microprocessor Based Data Collection and Interpretation System with Onboard Graphical Interface
Göksügür, Gökhan; Güran, Hasan Cengiz; Department of Electrical and Electronics Engineering (2004)
This thesis reports the design and implementation of a microprocessor based interface unit of a navigation system. The interface unit is composed of a TFT display screen for graphical interface, a Controller Circuit for system control, a keypad interface for external data entrance to the system and a power interface circuit to provide interface between the battery of the navigation system and the Controller Circuit. This thesis reports high speed design of the Controller Circuit and generation of system fun...
A novel fault tolerant architecture on a runtime reconfigurable FPGA
Coşkuner, İbrahim Aydın; Güran, Hasan; Department of Electrical and Electronics Engineering (2006)
Due to their programmable nature, Field Programmable Gate Arrays (FPGAs) offer a good test environment for reconfigurable systems. FPGAs can be reconfigured during the operation with changing demands. This feature, known as Runtime Reconfiguration (RTR), can be used to speed-up computations and reduce system cost. Moreover, it can be used in a wide range of applications such as adaptable hardware, fault tolerant architectures. This thesis is mostly concentrated on the runtime reconfigurable architectures. C...
A novel modeling methodology and performance improvement technique for DMTL phase shifters
İstanbulluoğlu, İpek; Akın, Tayfun; Department of Electrical and Electronics Engineering (2006)
This thesis presents distributed MEMS transmission line (DMTL) phase shifters, emphasizing the circuit modeling and design as well as the performance improvement. A novel modeling methodology is introduced for DMTL unit sections, with bridge widths larger than 50 μm. The introduced model is compared with EM simulation results and the CLR modeling results. For structures with bridge widths larger than 50 μm, the introduced model fits the simulation results much better than the CLR model. The simulated struct...
Citation Formats
U. Kazancıoğlu, “The implementation of a direct digital synthesis based function generator using SystemC and VHDL,” M.S. - Master of Science, Middle East Technical University, 2007.