Feasibility study for dynamic context switching inpartially reconfigurable FPGAS

Download

index.pdf

Date

2019

Author

Yılmaz, Esat

Metadata

Show full item record

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

Item Usage Stats

164
views

82
downloads

Reconfiguration of computing and control circuits according to dynamically changing needs is a supportive concept which saves design-time and the space needed for floorplanning in comparison to application specific integrated circuits (ASIC). FPGAs which are commonly used reconfigurable devices have both full and partial reconfiguration features. Dynamic partial reconfiguration is a technique which enables some part of the circuit to be reconfigured while other parts are running. This feature allows the user to switch between different and successive tasks working in a particular block of an FPGA device. Preemption of a task might also be needed in dynamically running circuits for real-time/time-critical application requirements. Preemption requires that all current state information of the circuit is saved somewhere else before running another circuit and to run the previously saved circuit where it was stopped from. This thesis study investigates the feasibility of dynamic context switching in modernday FPGAs. For this, a reconfigurable System-on-Chip (SoC) architecture is examined. Xilinx Zynq SoC is used and AXI4-based partially reconfigurable block structure is implemented. By using DMA, readback and reconfiguration structures are implemented. DDR memory is used to store bitstream files when a partial bitstream file is downloaded to the FPGA. The resulting system designed helps to reduce required resources for big size circuits by providing and enabling a context-save and context-restore mechanism for time-critical tasks with considerably low overhead.

Subject Keywords

Field programmable gate arrays., Keywords: Partial Reconfiguration, Context-Switch, Zynq SoC, AXI protocol

URI

http://etd.lib.metu.edu.tr/upload/12624342/index.pdf
https://hdl.handle.net/11511/44915

Collections

Graduate School of Natural and Applied Sciences, Thesis

Suggestions

OpenMETU
Core

GF (2M) multiplier implementation on a partially reconfigurable FPGA Kocalar, Gizem; Bazlamaçcı, Cüneyt Fehmi; Department of Electrical and Electronics Engineering (2015) The thesis aims to design and implement a Galois ﬁeld multiplier IP block that adapts to changing input trafﬁc conditions, using partial reconﬁguration feature of FPGAs. Two different multiplier blocks are used for high and low trafﬁc rates. First, an area efﬁcient multiplier block with small area utilization and low power consumption is designed by using splitting type multiplication algorithms. Second, a high performance multiplier IP block with higher resource consumption but better time performance is d...
Abstraction-based supervisory control for recon-gurable manufacturing systems ? Khalid, Harith M.; Kirik, Mustafa Sancay; Schmidt, Klaus Verner (2013-10-21) Reconfiguration control for discrete event systems (DES) is concerned with the realization of different system configurations by modification of the supervisory control loop. In this paper, we study the reconfiguration supervisor design for reconfigurable manufacturing systems (RMS) that comprise multiple components. We construct a modular supervisor for each configuration and system component in order to realize each active configuration and to quickly change between configurations. Different from the exis...
DESIGN, IMPLEMENTATION AND VERIFICATION OF A HIGH-SPEED ON-CHIP PACKET SWITCH YILDIZ, Ayhan Sefa; Schmidt, Şenan Ece; Department of Electrical and Electronics Engineering (2022-2-9) In this thesis, an on-chip packet switch architecture to interconnect modules on System on Chip (SoC) platforms at high line speeds is proposed. The particular target application for the proposed on-chip switch is hardware accelerated cloud computing systems. To this end, FPGA Accelerator Cards (FAC) are employed in heterogeneous cloud data centers which implement hardware accelerators on the FPGA. The data from the cloud user is brought on the accelerators and delivered after processing through high-speed ...
Fuzzy Hybrid Systems modeling with application in decision making and control Boutalis, Yiannis; Moor, Thomas; Schmidt, Klaus Verner (2012-11-28) Hybrid Systems are systems containing both discrete event and continuous variable components. Many recent contributions address crisp situations, where ambiguity or subjectivity in the measured data is absent. In this paper, we propose Fuzzy Hybrid Systems to account for inaccurate measurements and uncertain dynamics. We present a strategy to determine the most appropriate control actions in a sampled data setting. The proposed approach is based on three basic steps that are performed in each sampling perio...
Real-time hardware-in-the-loop simulation of electrical machine systems using FPGAs Üşenme, Serdar; Dilan, R.A.; Dölen, Melik; Koku, Ahmet Buğra (2009-11-18) This study focuses on the development an integrated software and hardware platform that is capable of performing real-time simulation of dynamic systems, including electrical machinery, for the purpose of hardware-in-the-loop simulation (HILS). The system to be controlled is first defined using a block diagram editor. The defined model is then compiled and downloaded onto an FPGA (¿Field Programmable Gate Array¿) based hardware platform, which is to interface with the controller under test and carry out the...

Citation Formats

E. Yılmaz, “Feasibility study for dynamic context switching inpartially reconfigurable FPGAS,” Thesis (M.S.) -- Graduate School of Natural and Applied Sciences. Electrical and Electronics Engineering., Middle East Technical University, 2019.